





Monolithic Active Pixel Sensors




M. Deveaux, Goethe University Frankfurt and CBM

(CPS / MIMOSA – family)

on behalf of the PICSEL group IPHC Strasbourg (Marc Winter et al.).




MAPS: The operation principle




Performances of MAPS

Material budget: 0.05% X_0

Spatial resolution: $\sim 3\text{-}5\ \mu\text{m}$




Generations of CMOS-processes





Generation 1: Twin-Well

- NMOS only
- Charge collection by diffusion




Generation 2: Quad-Well

- ☺ Full CMOS
- ☺ Depletion possible




Generation 1a: Twin-Well ☺ - Charge collection by drift




2.5D VLSI integration
(„two tiers“ on one wafer)

Since 2010, MAPS collect charge with drift fields.


With $U_{\text{depl}} = \sim 1 \text{ V} ???$






Drift fields in undepleted MAPS (Observation 2010)

MIMOSA-26 (AMS 0.35) illuminated with ^{55}Fe



- Depleted volume not significantly changed.
 - CCE and radiation hardness improved.
- ⇒ „Unknown beneficial effect“

Drift fields in undepleted MAPS



Buildt in potential:

$$V = \frac{kT}{e} \ln \left(\frac{N_{subst}}{N_{epi}} \right)$$


G. Deptuch, PhD, Eq. 4-19
ULP Strasbourg (2002)

Electric potential [a.u.]

Back of the envelope calculation:

- Doping gradients create sizable drift fields in epi-layer.
- Electrons reach potential minimum in $\ll 10 \text{ ns}$ by drift.


Drift fields in undepleted MAPS




- Vertical movement guided by fields over full depth.
- Lateral movement constrained by fields.

Depletion is not needed to apply fields.


Established knowledge on radiation tolerance




Sensors: IPHC Strasbourg
 M. Deveaux, D. Doering, B. Linnik, S. Strohanauer, CBM/IKF Frankfurt




Applications of MAPS




STAR HFT




ALICE ITS upgrade




ILC



EUDet
Telescope





NA61 SAVD



CBM - MVD



From STAR to ALICE



Introduction to project: Monika Kofarago's talk

	STAR-PXL	ALICE ITS Outer	ALICE ITS Inner
Spat. Res. [μm]	<4μm	<10μm	<5μm
R.O. time [μs]	<200 μs	→ < 30 μs	< 30μs
Dose [kRad]	150 kRad	100 kRad	→ 2.7 MRad
Fluency $\left[\frac{n_{eq}}{cm^2}\right]$	$3 \cdot 10^{12}$	$1 \cdot 10^{12}$	→ $1.7 \cdot 10^{13}$
T [°C]	30-35	30	30
Power $\left[\frac{mW}{cm^2}\right]$	160	→ <100	<300
Area [m ²]	0.15	10	0.17

Toward Sensors for the ITS => Exploit 0.18 μm (Gen 2)




Goal: Early available and reliable solution

- ⇒ **Conservative design based on STAR-PXL**
- ⇒ Big pixels (low power, high speed)
- ⇒ Moderate rad. hardness ok.
- ⇒ Moderate ($\sim 10\mu\text{m}$) resolution ok.

Goal: High performance, accept risks

- ⇒ **Agressive design**
- ⇒ Discrimination on pixel
- ⇒ Asynchronous readout concept


Monika Kofarago's talk



Going MISTRAL: The FSBB-M0

- 416x416 pixels,
- 22 x 33 μm^2 pitch
- 13.7 x 9.2 mm^2 sensitive area
- 40 μs readout time

- on-chip CDS, discriminator
- 2 x 320 Mbps output bus
- integrated JTAG, regulators




Two versions, vary:

- sensing node
- input transistor or pre-amp.

Not yet optimized for:


- pixel dimensions
- readout speed
- in-pixel circuitry & discri
- power consumption
- pads over pixels ...



Detection performances of the FSBB

CERN-SPS, 120 GeV/c $\pi^- + \mu^-$,
2.5 – 100kHz trigger rate

FSBB_M0a, Diode = 9 μm^2 , Transistor = 1.5/0.28





Telescope:
6 x FSBB-M0
50 μm thick

Excellent performance:

Detection efficiency: $\epsilon_{det} > 99\%$ @ dark rate $< 10^{-5}$

Spatial resolution $\sigma_{sp} < 5\mu\text{m}$

Spatial resolution vs. cluster size



Spatial resolution mostly independent of # pixels / cluster.

Conclusion from results of FSBB:

- Sensor matches ALICE ITS requirements.
- Still needed:
 - More speed, bigger pixels
 - Adapt to ALICE integration concept

Toward bigger pixels – M22THR (b5-b8)

On chip:

- Pixels + Discriminator

Pixel pitch:

- $36 \times 62.5 \mu\text{m}^2$ and $39 \times 50.8 \mu\text{m}^2$

Pixel diodes:



- $2.2 / 4.8 / 7.4 / 14.8 \mu\text{m}^2$

Various options of pre-amplifiers

Various clamping capacitors



Bonding pads WITHIN the pixel matrix
(using ML5 and ML6)

=> Beam test at LNF/BTF (500 MeV electrons)



Toward bigger pixels – M22THR (b5-b8)

Mi22THRB7, Diode: 4.8/16.1 μm^2 , Amp: 0.36/1.0 μm , Cap: fringe, Pitch: 39.0 \times 50.8 μm^2



Performances match requirements for ALICE-ITS outer layer.


Next steps:

- Check radiation tolerance (once more, relaxed requirements)
- Build final prototype sensor (MISTRAL-O = 3x FSBB)

Tolerance to bulk damage

MIMOSA-34, P3 ($66 \times 33 \mu\text{m}^2$, $F=15 \mu\text{m}^2$, $S=8 \mu\text{m}^2$, staggered)

EPI = $20 \mu\text{m}$, $1\text{-}6 \text{k}\Omega \text{ cm}$ (not controlled), wafer from external provider



Looks promising (note: 10 x ITS outer layer requirement):

- To be confirmed: $T = +30^\circ\text{C}$, smaller depletion voltage (0.7V instead of 1.3V).

Seems better than new MIMOSA-26 with LR epitaxial layer (EU-Det).

From FSBB to MISTRAL – O, final prototype

Area: 13.5 x 29.95 mm²

Pixels: 832 colls x 208 pixels

Pixel pitch: 36 x 65 μm² => ~10 μm resolution

Int. time: 20.8 μs

Data link: 320 Mbps

Integrated:


- Slow control ALICE-ITS style
- Voltage generation
- Data concentrator (multiplexes data from other sensors).

Epi-layers:

- 5 layers
- 18-30 μm thick
- 1 – 8 kOhm cm

Submission: End of July 2015

Test: Until Q1 2016




Outlook: CBM@SIS100

Mission:

Open charm from 30 GeV p-A (10 MHz),
Low momentum tracker for 1-12 AGeV A-A (30-100 kHz)

Beam on target: 2021 (estimate from May 2015)



Sensor properties	MISTRAL - O	MIMOSIS-100 (preliminary)
Active surface	13.5 x 29.95 mm ²	~ 10 x 30 mm ²
Pixels	832 colls x 208 pixels	~ 1500 colls x 300 pixels
Pixel pitch	36 x 65 μm ²	22x33 μm ²
Integration time	20.8 μs	30 μs
Data rate	320 Mbps	> 6x 320 Mbps
Rad tol. (non-io)	>10 ¹² n _{eq} /cm ²	>3 x 10 ¹³ n _{eq} /cm ²
Rad tol (io)	> 100 kRad	> 3 MRad
Operation Temperature	+30°C	-20°C in vacuum

In reach of slightly modified FSBB

Toward ILC: IBISCUS

ILC Bunch Identifying Sensor Compatible with Ultraprecise Spatial resolution

See Marcel Stanitzki's talk

Challenge:


- Combine 1ms time resolution with $3\mu\text{m}$ spatial resolution (track seeding in VTX).
- Needs small pixels, too small for ALPIDE in-pixel logic in $0.18\mu\text{m}$.

Idea: Move time stamping to the border of the matrix:

- Discriminate on pixel.
- Connect $\sim 2\text{k}$ pixels with token ring (expect some 100ns per scan).
- Add address of fired pixels to token.
- Accumulate data for 1ms into buffer outside pixel matrix.
- Create time stamp for data in this buffer.

Status:

- So far a concept.
- Design being started.



Toward ILC: IBISCUS

ILC Bunch Identifying Sensor Compatible with Ultraprecise Spatial resolution

See Marcel Stanitzki's talk

Challenge:


- Combine 1ms time resolution with $3\mu\text{m}$ spatial resolution (track seeding in VTX).
- Needs small pixels, too small for ALPIDE in-pixel logic in $0.18\mu\text{m}$.

Idea: Move time stamping to the border of the matrix:

- Discriminate on pixel.
- Connect $\sim 2\text{k}$ pixels with token ring (expect some 100ns per scan).
- Add address of fired pixels to token.
- Accumulate data for 1ms into buffer outside pixel matrix.
- Create time stamp for data in this buffer.

Status:

- So far a concept.
- Design being started.



Summary and Conclusion

Substantial experience has been collected with running STAR-PXL to prove that MAPS provide added value to physics.

New CMOS sensor technology was validated (Tower 0.18 μm)

- Close to fully exploit the potential of the CPS technology
- Expected to provide 1-2 orders of magnitude in performances as compared to STAR-PXL
- Allows to integrate a fast signal processing electronics in small pixels as needed for applications *requirering* fast readout.
- Allows for low power and opens the possibility to equip sizable trackers.
- Expect prototype for ALICE-ITS (MISTRAL-O) tested until Q1 2016.

Next step: Adressing the requirements of CBM (high collision rate and vacuum), long term goal ILC vertexing with 1 μs integration time + 3 μm precision (track seeding, bunch tagging).

„MAPS collect their signal charge by thermal diffusion.“

