


Technical Workshop  
on the Beam Interlock System(s) for CERN and ESS  
( 3rd and 4th of February 2015)

# Quick Overview of the Beam Interlock System for LINAC4


Bruno PUCCIO  
TE/MPE

# BIS Principle


$$\Sigma (\text{User Permit} = \ll \text{TRUE} \gg) \rightarrow \text{Beam Permit} = \ll \text{TRUE} \gg$$


# Beam Interlock System : simplified layout <sup>1/2</sup>

- ❑ Remote **User Interfaces** safely transmit Permit signals from connected systems to Controller
- ❑ **Controller** acts as a concentrator,
  - collecting User Systems Permits (14 HW + 1SW)
  - generating local Beam Permit
- ❑ Controllers linked either **in Tree or in Ring** architecture




# Beam Interlock System : simplified layout <sup>1/2</sup>

- VME-bus master (i.e. CPU module) connected to the Technical Network (Ethernet)
- FESA class for monitoring and for remote testing
- Configuration DB to define critical HW settings




# BIS & SIS : the link with Software Interlocks

thanks to a 15<sup>th</sup> input available on each Beam Interlock Controller,  
the Software Interlock (SIS) is an input to the Hardware Interlock system





*More details in next presentations*

# Scalability & Ring architecture



Screen shot of the Supervision application




Screen shot of the Supervision application

**In the Ring Architecture: each Controller “shares” the redundant Beam Permit Loops.**

**Frequency signals passing through the different BICs and through the corresponding Kicker system.**

# Scalability & Tree architecture

- **Slave BICs:** AND operation of the max. 15 inputs
- **Master BIC:** AND and OR operations possible
  - Inputs: either outputs from Slave BICs or additional USER\_PERMIT inputs



**The Tree Architecture is currently used in both SPS-LHC Transfer lines and LINAC4**

# Master BIC : Matrix of AND and OR operation

**BIC Overview**

CIB.BA4.EXT2 X

SHOW VIEW MASK/UNMASK COMMAND

SAFE BEAM FLAG

	INPUT	DISABLED
SOFTWARE	TRUE	
INIT	TRUE	
1 E-400 Flag	TRUE	NO
2 E-450 Flag	FALSE	NO
3 TT40-A	FALSE	NO
4 TT40-B	FALSE	NO
5 TED-in TT40	FALSE	NO
6 TT41-A	FALSE	NO
7 TT41-B	FALSE	NO
8 T18 Upstream	FALSE	NO
9 T18 Downstream	FALSE	NO
10 TED-in T18	TRUE	NO
11 INJ Beam-2	FALSE	NO
12 Probe Beam Flag	FALSE	NO
13 BPF-2	FALSE	NO
14 SBF-2	FALSE	NO

**Equation Screen**

	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
0 SOFTWARE	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
1 E-400 Flag	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
2 E-450 Flag	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
3 TT40-A	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
4 TT40-B	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
5 TED-in TT40	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
6 TT41-A	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
7 TT41-B	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
8 T18 Upstream	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
9 T18 Downstream	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
10 TED-in T18	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
11 INJ Beam-2	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
12 Probe Beam Flag	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
13 BPF-2	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
14 SBF-2	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B
15 SPS SBF	0A	0B	1A	1B	2A	2B	3A	3B	4A	4B	5A	5B	6A	6B	7A	7B


**Equations for the SPS Beam Extraction interlock**

# THE BIS Configuration DB

Select	*Device_Name	*Channel Nb	*Used	*Short Name	Hardware Connection Type	Long Name	Rack	Cibu Id	Additional Info	Mech. Contacts
<input type="checkbox"/>	CIB.BA4.EXT2	1	YES	E-400 Flag	2 - Connected to a CIBF (CIBO variant)	***SPS Energy>400GeV*** Flag from the SPS-SIP controller**	CCR RA0621	FID00028		NO
<input type="checkbox"/>	CIB.BA4.EXT2	2	YES	E-450 Flag	2 - Connected to a CIBF (CIBO variant)	***SPS Energy>450GeV*** Flag from the SPS-SIP controller**	CCR RA0621	FID00029		NO
<input type="checkbox"/>	CIB.BA4.EXT2	3	YES	TT40-A	10 - Connected to a BIC (direct connection)	User Permits from slave BIC managing TT40-A	BA4 RA0904	0	No CIBU (connection BIC to BIC)	NO
<input type="checkbox"/>	CIB.BA4.EXT2	4	YES	TT40-B	10 - Connected to a BIC (direct connection)	User Permits from slave BIC managing TT40-B	BA4 RA0904	0	No CIBU (connection BIC to BIC)	NO
<input type="checkbox"/>	CIB.BA4.EXT2	5	YES	TED-in TT40	6 - Connected to a CIBUS	Mobile Transfer Line Dump TED.400354 (end of the	HCA422 RA032	ID000242		YES
<input type="checkbox"/>	CIB.BA4.EXT2	6	YES	TT41-A	10 - Connected to a BIC (direct connection)	User Permits from slave BIC managing TT41-A	BA4 RA0404	0	No CIBU (connection BIC to BIC)	NO
<input type="checkbox"/>	CIB.BA4.EXT2	7	YES	TT41-B	10 - Connected to a BIC (direct connection)	User Permits from slave BIC managing TT41-B	BA4 RA0404	0	No CIBU (connection BIC to BIC)	NO
<input type="checkbox"/>	CIB.BA4.EXT2	8	YES	TIB Upstream	10 - Connected to a BIC (direct connection)	User Permits from slave BIC managing TIB Upstream	SR8 CYCIB01	0	No CIBU (connection BIC to BIC)	NO
<input type="checkbox"/>	CIB.BA4.EXT2	9	YES	TIB Downstream	12 - Connected to a BIC (via CIBI + CIBF (CIBO variant))	User Permits from slave BIC managing TIB Downstream	SR8 CYCIB01	FID00014		NO
<input type="checkbox"/>	CIB.BA4.EXT2	10	YES	TED-in TIB	2 - Connected to a CIBF (CIBO variant)	Mobile Transfer Line Dump TED.87765 (end of the TIB	SR8 TY10	FID00021		YES
<input type="checkbox"/>	CIB.BA4.EXT2	11	YES	INJ Beam-2	12 - Connected to a BIC (via CIBI + CIBF (CIBO variant))	User Permits from BIC managing INJECTION of Beam-2	SR8 CYCIB01	FID00025		NO
<input type="checkbox"/>	CIB.BA4.EXT2	12	YES	Probe Beam Flag	2 - Connected to a CIBF (CIBO variant)	SPS Probe Beam Flag from the SPS-SIP controller*	CCR RA0621	FID00034		NO
<input type="checkbox"/>	CIB.BA4.EXT2	13	YES	BPF-2	2 - Connected to a CIBF (CIBO variant)	LHC Beam-2 Presence Flag from the LHC-SIP controller*	CCR RA0620	FID00036		NO
<input type="checkbox"/>	CIB.BA4.EXT2	14	YES	SBF-2	2 - Connected to a CIBF (CIBO variant)	LHC Beam-2 Safe Beam Flag from the LHC-SIP controller*	CCR RA0620	FID00019		NO

Oracle DB to describe critical HW settings.

Used for Pre-Operational & Post-Op. checks, also used for the BIS Application, etc...



BIS Application : the I/O view

*Channel Nb	*Used	*Short Name	Hardware Connection Type	Long Name	Rack	Cibu Id	Additional Info	Mech. Contacts
5	YES	TED-in TT40	6 - Connected to a CIBUS	Mobile Transfer Line Dump TED.400354 (end of the	HCA422 RA032	ID000242		YES

Active input


ID# of the corresponding CIBU unit

# Hardware modules

*More details in next presentations*



**User Interface**



**Redundant P.S.**



**F.O. variant of the User Interface**


**User system's side**



**Manager**



**Optical daughter cards**




**Test & Monitoring**



**Back Panel**

**Controller's side**

# BIS interface (CIBU)



Unique HW solution for connecting any User System via a copper cable [ F.O. variant available for long link (>1.2km) ]

## User System


Could be PLC based, or VME based, or any type of electronics...



User\_Permit state transmitted in RS485 format



to Controller




User\_Permit = "FALSE" if Input current < ~10mA

More details in next presentations

# BIS Reaction Time


( LHC case)




# *BIS layout for Linac4*

# BIS for Linac4 & PS Booster : the interlock zones

- Linac4 interlock zones



- PSB interlock zones



# Beam Interlock System – Design Principle <sup>(1)</sup>

- Main constraints:
  - Multiple ‘interlock zones’ due to several destinations
    - Destinations for Linac4: L4DUMP, LBE, LBS, PSB and PS ring
    - PSB destinations: BDUMP, ISOGPS, ISOHRS, PS
  - PSB machine is (timing) master of Linac4
    - Maximize proton delivery to the experiments via ‘**External Conditions**’; the “user” (+beam destination) is calculated for the current cycle depending on some necessary conditions;

This analysis takes up to 3 basic periods and yields the decision if the ‘normal’ or ‘spare’ (or none) cycle should be executed
    - Beam stoppers and bending magnet rise-time too slow

➔ BIS for PSB and BIS for Linac4 must be considered together

# BIS for Linac4 : Design Principle <sup>(2)</sup>

- Three main ingredients:
  1. **Hardware interlock system (BIS)**: reliable, fast
    - For fast reaction times
    - If considered useful to avoid machine activation
  2. **Software interlock system (SIS)**: flexible
    - For slow-changing parameters
    - If some more complex logic needs to be adopted
  3. **External conditions (EC)**: for proton optimization
    - Consider user requests
    - Method also useful for ring-specific interlocks

# BIS for Linac4 : Design Principle (3)

- Hybrid beam interlock concept based on BIS, SIS and EC.

- Engineering Specification = EDMS # 1016233

Timings and tolerance defined for each interlock condition (outside scope of this document)

CERN  
CH-1211 Geneva 23  
Switzerland



LINAC4 Project Document No  
L4-CIB-ES-0001 rev. 1.0

CERN Div./Group or Supplier/Contractor Document No  
BE/OP

EDMS Document No  
1016233

Date: 2013-08-14

## Engineering Specification

### BEAM INTERLOCK SPECIFICATIONS FOR LINAC4, TRANSFER LINES AND PS BOOSTER WITH LINAC4


#### Abstract

The beam interlock system for Linac4 and its transfer lines to the PSB will be based on a mixed system comprising hardware interlocks provided via the BIS (Beam Interlock System), software interlocks based on the SIS (Software Interlock System) and the concept of External Conditions used currently in the PS complex. This document summarises the beam interlock specifications to safely operate Linac4, the Linac4-to-PSB transfer lines and the PSB with Linac4 injection.


Prepared by:	Checked by:	Approved by:
Bettina Mikulec BE/OP <a href="mailto:Bettina.Mikulec@cern.ch">Bettina.Mikulec@cern.ch</a> Christophe Martin TE/MPE Bruno Puccio TE/MPE Jose-Luis Sanchez Alvarez BE/OP Andrea Apollonio TE/MPE	D. Aguglia M.-E. Angoletta L. Amaudon J.-C. Bau P. Baudrenghien G. Bellodi F. Bellorini E. Benedetto C. Bertone S. Blanchard A. Blas B. Bleus Y. Body J. Borburgh J. Broere O. Brunner A. Butterworth M. Duzio G. Carli E. Carlier J. Coupard P. Dahlen A. Dall'occhio B. Delning R. Denz N. Dos Santos A. Findlay T. Fowler R. Froeschl J.-F. Fuchs A. Funken S. Gabourin H. Gaudillet F. Gerigk B. Goddard G. Hagmann L. Hammouti K. Hanke J. Hansen D. Hay E. Hatziangeli L. Jensen S. Jensen I. Kozsar J.-B. Lallemand F. Lenardon J. Lettry A. Lombardi A. Masi S. Mathot C. Metral C. Mitifiot D. Nisbet M. Paoluzzi A. Perillo M. S. Pittet U. Raich S. Ramberger F. Roncarolo C. Rossi J. Schipper R. Schmidt R. Scrivens L. Sermeus A. Sienko L. Soby R. Steerenberg J. Tan M. Tavlet G. Vandoni J. Vollaire M. Vretenar S. Weisz J. Wenninger W. Weterings D. Wolmann J. Wozniak C. Zamantzas M. Zerlauth T. Zickler	M. Vretenar K. Hanke

Reminder: The Beam Interlock System does not include personnel safety systems !

# BIS Layout of Linac4 and Booster



# BIS Linac4 (1/4) : the Master BIC 'Source RF'



# Master BIC 'Source RF'

**Role:** Manage interlocks from equipment that are installed upstream of the DTL.

## **Action:**

- Switch off the RF of the H<sup>-</sup> source and
- Pulse the pre-chopper for redundancy reasons.

**Note:** In case of an interlock, an immediate repair action will be required.


During access or whenever the beam stopper will be inserted, the source needs to be pulsing continuously to guarantee beam current stability.

## **=> 2-line equation:**

- Beam Stoppers are IN
- Beam Stoppers are OUT (or moving)

		Interlock Element	Ch.
1	1	SIS	0
1	1	Source Internal	1
1	1	Source HV	2
x	1	Pre-chopper	3
0	1	Source Beam Stoppers Out/Moving	4
1	0	Source Beam Stoppers In	5
x	1	Chopper	6
x	1	L4 Low-Energy Watchdog	7
x	1	L4 Low-Energy Vacuum Valves	8
x	1	AQN L4L.QUADS	9
x	1	RFQ	10
x	1	CCC Operator Veto	11
x	1	L4 Operator Veto	12
x	1	Not used	13
x	1	Not used	14
1	1	H <sup>-</sup> Source Beam_Permit	OUT

# BIS Linac4 (2/4) : the Master BIC ‘Choppers’



# Master BIC 'Choppers'

**Role:** Assure valid conditions for all Linac4 destinations: Linac4 dump, LBE, LBS, PS Booster & PS ring.

To define these destinations, the magnet current acquisitions of the corresponding bending magnets is used.

⇒ **5-line equation**  
(one per Linac4 destination)

## Action:

- Pulse the pre-chopper and for redundancy reasons,  
Pulse chopper; a few ns rise-time and  
Disable start timing of PSB RF

					Interlock Element	Ch.
1	1	1	1	1	SIS	0
1	1	1	1	1	Linac4 OK	1
0	0	0	0	1	AQN L4T.MBH_DUMP	2
x	x	x	x	1	L4Z OK	3
1	1	1	1	0	AQN L4T.MBH_L4T	4
1	1	1	1	x	Linac4 Transfer OK	5
0	0	0	1	x	AQN LTB.BHZ40_LBE	6
x	x	x	1	x	LBE OK	7
0	0	1	0	x	AQN LTB.BHZ40_LBS	8
x	x	1	x	x	LBS OK	9
1	1	0	0	x	AQN LTB.BHZ40_PSB	10
1	1	x	x	x	PSB Injection OK	11
1	1	x	x	x	PSB OK	12
1	x	x	x	x	Destination PS	13
1	x	x	x	x	PS OK	14
1	1	1	1	1	Choppers Beam_Permit	OUT

Beam to Dump


Beam to LBE

Beam to LBS

Beam to PSB

Beam to PS

# BIS Linac4 (3/4) : Slave BIC 'Linac4 OK'



# Slave BIC 'Linac4 OK'

**Role:** Gathers the valid conditions of the major elements installed from the DTL up to the 1<sup>st</sup> bending magnet.

## Action:


- Input for Master BIC 'Choppers'

When its local BEAM\_PERMIT is TRUE, this slave BIC issues the condition 'Linac4 OK', which is a necessary input condition for the 'Choppers' Master BIC.

**This condition is required for any of the 5 Linac4 beam destinations.**

	Interlock Element	Ch.
1	SIS	0
1	External Conditions (full pulse)	1
1	L4 Vacuum Valves + L4T.VVGS.0101	2
1	BLMs L4+L4Z	3
1	L4 RF	4
1	WIC L4	5
x	<i>not used</i>	6
x	<i>not used</i>	7
x	<i>not used</i>	8
x	<i>not used</i>	9
x	<i>not used</i>	10
x	<i>not used</i>	11
x	<i>not used</i>	12
x	<i>not used</i>	13
x	<i>not used</i>	14
1	Linac4 OK	OUT

# BIS Linac4 <sup>(3/4)</sup> : Slave BIC 'L4Z OK'



# Slave BIC 'L4Z OK'

**Role:** The 'L4Z' slave BIC gathers the valid conditions for the elements installed after the 1st horizontal bending magnet up the Linac4 dump.

**Action:**

- Input for Master BIC 'Choppers'

When its local BEAM\_PERMIT is TRUE, this slave BIC issues the condition 'L4Z OK'.

This condition is required for **only the 'Beam to Dump' destination**

	Interlock Element	Ch.
1	SIS	0
1	L4Z Dump OK	1
1	L4Z Dump WD	2
1	L4Z Vacuum Valve	3
x	<i>not used</i>	4
x	...	...
x	<i>not used</i>	14
1	L4Z OK	OUT

# SIS conditions

<b>SIS LINAC4</b> <b>LINAC4</b>	
Equipment Name	Conditions
Cooling Linac4 Dump	L4 Dest: L4DUMP
Cooling LBS Dump	L4 Dest: LBS
Cooling LBE Dump	L4 Dest: LBE
Cooling LBS Slit	L4 Dest: LBS
Debuncher	L4 Dest: LBS, LBE, PSB
AQN LT.BHZ20	L4 Dest: LBS, LBE, PSB
AQN LT.BHZ30	L4 Dest: LBS, LBE, PSB

<b>SIS BOOSTER INJECTION</b> <b>BOOSTER, PS TRANSFER + ISOLDE</b>		
Equipment Name	Conditions	Threshold
Cooling H <sup>+</sup> /H <sup>-</sup> Dump	L4 Dest: PSB	
Cooling head dump	L4 Dest: PSB	
AQN BI.DVT40	L4 Dest: PSB	
AQN BI.BVT	L4 Dest: PSB	
Cooling PSB Dump	PSB Dest: BDump	
AQN BT.BHZ10DUMP	PSB Dest: BDUMP, ISOGPS, ISOHRS	fixed dep. on energy
AQN BT.BHZ10PS	PSB Dest: PS	fixed
AQN BTY.BVT101DUMP	PSB Dest: BDUMP	fixed dep. on energy
AQN BTY.BVT101ISOLDE	PSB Dest: ISOGPS, ISOHRS	fixed dep. on energy
AQN BTY.BVT301GPS	PSB Dest: ISOGPS	fixed dep. on energy
AQN BTY.BVT301HRS	PSB Dest: ISOHRS	fixed dep. on energy
AQN BTY.BVT116	PSB Dest: ISOGPS, ISOHRS	editable
AQN BTY.BHZ308	PSB Dest: ISOHRS	editable
AQN BTY.QDE209	PSB Dest: ISOGPS	editable
AQN BTY.QFO210	PSB Dest: ISOGPS	editable
GPS Intensity averaged	PSB Dest: ISOGPS	editable
AQN BTY.DHZ211	PSB Dest: ISOGPS	editable
AQN BTY.DVT212	PSB Dest: ISOGPS	editable
AQN BTY.QDE321	PSB Dest: ISOHRS	editable
AQN BTY.QFO322	PSB Dest: ISOHRS	editable
HRS Intensity averaged	PSB Dest: ISOHRS	editable
AQN BTY.DHZ323	PSB Dest: ISOHRS	editable
AQN BTY.DVT324	PSB Dest: ISOHRS	editable

- Action depending on Master BIC affiliation
- Above lists not exhaustive!

# *BIS layout during the different Linac4 commissioning phases*



The Linac4 basic architecture

# Commissioning steps of the Linac4 BIS

- BIS will be deployed in accordance with the global Linac4 schedule which includes five commission phases: 3MeV, 12MeV, 50MeV, 100MeV and 160MeV.
- Defined in Engineering Specification (EDMS # 1310007)
- It describes the steps
  - to deploy the different beam interlock controllers
  - and to identify the connected systems which will be required for each phase of the commissioning.

**CERN**  
CH-1211 Geneva 23  
Switzerland



EDMS NO.	REV.	VALIDITY
<b>1310007</b>		

REFERENCE
<b>L4-CIB-ES-0005</b>

Date: 2014-02-24

## Engineering Specification

### THE COMMISSIONING STEPS OF THE LINAC4 BEAM INTERLOCK SYSTEM

#### ABSTRACT:

The beam interlock system for Linac4 and its transfer lines to the PSB will be deployed in accordance with the global Linac4 schedule which includes five commission phases: 3MeV, 12MeV, 50MeV, 100MeV and 160MeV.

This document describes the steps to deploy the different beam interlock controllers and to identify the connected systems which will be required for each phase of the commissioning.

#### DOCUMENT PREPARED BY:

**Andrea Apollonio**  
TE/MPE  
**Stephane Gabourin**  
TE/MPE  
**Alessandra Lombardi**  
BE/ABP  
**Christophe Martin**  
TE/MPE  
**Bettina Mikulec**  
BE/OP  
**Bruno Puccio**  
TE/MPE  
**J-L Sanchez Alvarez**  
BE/OP  
**Daniel Wollmann**  
TE/MPE

#### DOCUMENT CHECKED BY:

**L. Arnaudon**  
**G. Bellodi**  
**S. Blanchard**  
**B. Bleus**  
**D. Gerard**  
**G. Hagmann**  
**J-B. Lallement**  
**J. Lettry**  
**F. Lenardon**  
**A. Lombardi**  
**C. Maglioni**  
**A. Masi**  
**C. Mitifiot**  
**D. Nisbet**  
**M. O'Neil**  
**M. Paoluzzi**  
**U. Raich**  
**F. Roncarolo**  
**C. Rossi**  
**R. Scrivens**  
**K. Sigerud**  
**M. Vretenar**  
**J. Wozniak**  
**J. Vollaire**  
**S. Weisz**

#### DOCUMENT APPROVED BY:

**M. Vretenar**

#### DOCUMENT SENT FOR INFORMATION TO:

Distribution list: S. Myers, F. Bordry, P. Collier, R. Saban, R. Garoby, P. Baudrenghien, J. Coupard, R. Denz, K. Hanke, I. Kozsar, L. Jensen, A. Siemko, L. Soby, G. Vandoni, M. Zerlauth.

*This document is uncontrolled when printed. Check the EDMS to verify that this is the correct version before use.*

## Example#1: the required configuration of the 'Source RF' Master BIC for 12 MeV commissioning phase...

### 3.3.2 Availability of the USER\_PERMITS for 12 MeV commissioning phase

For the 12 MeV commissioning phase the 'Source RF Master BIC' obviously needs to stay available (see Figure 8). As written above, instead of using the 'Choppers Master BIC' with the 'Linac4 BIC' as slave and as its only entry, it is proposed to install the 'Linac4 BIC' alone, whose BEAM\_PERMIT should act on Pre-chopper and Chopper.

0	1	2	3	4	5	6	7	8	9	10	11	12
SIS	Source Internal	Source HV	Pre-chopper	Source Beam Stoppers Out/Moving	Source Beam Stoppers In	Chopper	L4 Low Energy Watchdog	L4 Low Energy Vacuum Valves	L4L QUADS4 Chopper	RFQ	Commissioning Dump status	L4 Operator Veto
1	1	1	1	1	0	1	1	1	1	1	1	1
1	1	1	x	0	1	x	x	x	x	x	x	x

Figure 8: The 'Source RF' Master BIC needs to stay available throughout all Linac4 commissioning phases.

Note: Inputs #1, #2, #6 and #11 of the 'Source RF' Master BIC were not available during the 3 MeV commissioning phase.

For the 12 MeV commissioning phase, the "Commissioning Dumps status" USER\_PERMIT signal becomes essential and should be not anymore strapped.

## Example#2 : the required readiness of interfaces with the Beam Current Transformers all along the commissioning phases

### 7.5.2 INTERFACES WITH THE BCT system


For each commissioning step, the following table lists the required readiness of the different USER\_PERMIT links provided by the BCT system:

USER_PERMIT (short name)	BIC name	3MeV	12MeV	50MeV	100MeV	160MeV	comments
<b>Low-energy watchdog</b>	SOURCE RF (Master)	Y	Y	Y	Y	Y	the corresponding USER_PERMIT interface is required since the 3 MeV phase
<b>Linac4 dump watchdog</b>	L4Z	N					the corresponding USER_PERMIT interface is <u>not</u> required for the 3 MeV phase
<b>L4T watchdog</b>	L4 Transfer	N	N	N	N		" "
<b>BI watchdog</b>	L4 Transfer	N	N	N	N	N	the corresponding USER_PERMIT interface is <u>not</u> required for Linac4 commissioning
<b>LBE watchdog</b>	LBE	N	N	N	N		" "

*Hardware modules  
used for the Linac4  
(Tree Architecture)*

# The copper link between Slave BIC and Master BIC (1/2)

The CIBI module is used to transmit the local Beam Permit signals of the Slave BIC to the Master BIC



This CIBI board has been designed to receive a differential input signal and to convert this signal in a single ended voltage source with the appropriate output current.





Figure 1 : CIBI functional bloc overview

The card is divided into 2 halves having totally identical functionality.

The "upper part" is used to generate USER\_PERMIT\_B and the "lower part" is used to generate USER\_PERMIT\_A.


# The copper link between Slave BIC and Master BIC (2/2)



The two LOCAL\_PERMIT signals are routed on the P2 of the VME bus connector.

For redundancy reasons, LOCAL\_PERMIT\_A and LOCAL\_PERMIT\_B are individually routed.



## CIBI INTERCONNECTION



Global CIBI implementation overview

# The copper link between a BIC and Target System(s) <sup>(1/2)</sup>



The CIBIT module is used to safely transmit the redundant Beam\_Permit signals to **up to 4** Target Systems



The 'star' topology is used to propagate the Linac4 Beam\_Permit signals

# The copper link between a BIC and Target System(s) (2/2)

The CIBIR card is used to safely receive the redundant Beam\_Permit signals inside the Target System electronics



Simplified schematics of the Beam\_Permit interface

The CIBIR is a mezzanine card mounted on a motherboard belonging to the Target System.

*in summary...*

# BIS @CERN : the standard solution from LHC down to Linac4

## ❑ Same Hardware:

- Fast, Safe, Reliable (initially designed for LHC)
- Standardised interface (CIBU)
- Proven solution
- Cost-effective

BIS is more than a  
safety system:

Regarding past  
experience, it also  
improves the beam  
operation efficiency.  
and it reduces the beam  
activation as well

## ❑ Same Monitoring Software:

- Unique application in CERN Control room for L4, Booster.... SPS, Transfer Lines, LHC
- 100% test coverage
  - Pre-operational checks
  - On-line monitoring
  - Post-operational checks

## ❑ Operational flexibility


- Software Interlock Inputs
- External Condition signals used as User\_Permits
- Masking available on half of input channels

*Thank you for  
your attention*

*Additional slides*


# some BIC numbers...

- 1 ▶ the number of electronic interface type  
*(CIBU is the unique interface for giving the User Permit)*
- 2 ▶ for twice.... because the BIS is fully redundant  
*(from User connection up to the Beam Dump triggering input)*
- 3 ▶ SIL3 is the estimated safety level



*“less than a 1% chance of  
[blind] failure in the 8000 missions  
(i.e. 10 -hour operation)  
that are expected in  
the 20 year lifetime of the LHC.”*

# Interlocking of the Booster Ejection line



**Beam\_Permit** given to only the extraction kicker  
The planned action is to disable it when the signal is "FALSE"

*drawing not to scale*

# Master BIC 'PSB Ejection'

**Role:** Assure valid conditions for the 4 PSB destinations: PSB dump, ISOGPS, ISOHRS, & PS ring.

To define these destinations, the magnet current acquisitions of the corresponding bending magnets is used.

⇒ **4-line equation** (one per beam destination)

Master BIC PSB Ejection																
Channel	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	OUT
Interlock Element	SIS (currently not used)	Destination PSB Dump	Destination ISOGPS	Destination ISOHRS	Destination PS	AQN BT.BHZ10 DUMP	AQN BT.BHZ10 PS	AQN BTY.BHZ301 GPS	AQN BTY.BHZ301 HRS	AQN BTY.BVT101 DUMP	AQN BTY.BVT101 ISOLDE					PSB Ejection Permit
	1	1	0	0	0	1	0	x	x	1	0					1
	1	0	1	0	0	1	0	1	0	0	1					1
	1	0	0	1	0	1	0	0	1	0	1					1
	1	0	0	0	1	0	1	x	x	x	x					1

**Action:** Disable the PSB extraction kickers