

Embedded Pitch Adapters a high-yield interconnection solution for strip sensors

M. Ullán, C. Fleta, X. Fernández-Tejero, V. Benítez

CNM (Barcelona)



Outline


- Motivation an proposal
- First proof of concept
- New designs
- Cint tests
- New sensors batch
- Preliminary results
- Conclusions & future work

- Interconnection in next generation HEP experiments
 - Larger sensors
 - Smaller electronics
 - More channels in both
 - Direct wire-bonding preferred
 - Production time constrains
 - Bonding yield and reliability is critical



ATLAS case:

- Wafers: 6 inches to 8 inches
- ~5000-10000 channels per sensor
- 250 channels per chip
- Total: ~120 million channels (ITk)
- 3 years production
- 15 assembly sites
- ~8000 wire-bonds per site per day






Direct wire-bonding in a prototype End-Cap module from DESY Berlin






- Proposal
 - Second metal to implement fan-ins built in the detector
 - Solution to large bonding angle
 - without the drawbacks of external pitch adapters
 - Not doubling the number of wire-bonds
 - No additional devices (mass, assembly, costs)
 - Increase production speed, yield, and reliability

- Possible drawbacks
 - “Cross-Talk”: signal being transmitted between channels from 1st to 2nd metal tracks
 - “Pick-up”: signal being captured in the 2nd metal tracks directly from the bulk
 - Noise: due to increased strip capacitance
 - Efficiency: possible loss of CCE?
 - Yield: reduced sensor yield

Embedded module from Berlin



- Implemented in some of the “petalet” prototype wafers
 - 4” Prototype of the ATLAS ITk End-Cap modules
- 2 metal (Al/Cu) layers
- 1 micron inter-metal oxide layer
- “Basic” design
- Cross-talk tests
 - Laser tests
 - Signal readout in every channel
 - No signal seen in crossing channels



M. Ullan, et al. "Embedded Pitch Adapters for the ATLAS Tracker Upgrade", NIM A, vol. 732, pp. 178-181, 2013



Experimental results and discussion: testing, 4 modules performance





UNI
FREIBURG

• Noise: (in Freiburg)

• 50 V: ~510 μ A.



• 23.5 °C.

• Side 1: glass



• Side 2: Si



(b-grade!!!)



• Although some disturbances are there, noise profile is reasonable.



- New designs and technology tests
 - Modified designs
 - Narrower second-metal tracks
 - Thicker inter-metal layer
- Challenges:
 - Keep low area fill ratio and technology yield
 - Reduce interstrip capacitance (C_{int})
 - ➔ Noise
 - “Equalize” C_{int} /Noise
 - Reduce total coupling...
 - with 1st metal: Cross-talk
 - with bulk: Pick-up
 - Reduce efficiency loss

1) Current design (“Basic”)





2) Current design but enlarge all tracks for **same length** (to equalize the noise) (“Equalize”)

- Track length $\sim 3800 \mu\text{m}$





3) Varying angle, similar track length (except at the two extremes) (“*Varying*”)

- Angle $\sim 3^\circ$
- Equalized Track Length $\sim 2400 \pm 200 \mu\text{m}$





4) Rectangular to strips **in between them** (on top of p-stop) (“*Rectangular-A*”)

- Equalized Track Length $1500 \mu\text{m} < L < 3000 \mu\text{m}$





5) Rectangular to strips **on top of them** (“*Rectangular-B*”)



- Equalized Track Length $1500 \mu\text{m} < L < 3000 \mu\text{m}$




- The designs have been implemented in one of the petalet wafer designs: the **TOP sensors**
- **Glass substrate wafers**
- The 4 new designs have been implemented together with the current design
- 2 different inter-metal oxide thicknesses: **1 μm and 4 μm**
- 2 different track widths: **20 μm and 10 μm**




- Interstrip capacitance tests with respect to **all-neighbours**.
 - Probe card with **128 probes** to test C_{int} in every channel with all the rest grounded




- C_{int} test:
 - one probe signal input, rest probes: grounded
 - Sensor Biased: 100 V
 - 100 kHz, 100 mV, parallel mode




- Basic vs. Equal




- Basic vs. Varying




- Rec-A vs. Rec-B




- **Petalet TOP sensors fabricated on 280 μm P-type Si wafers**
 - **4 New embedded PA designs (plus “basic design”)**
 - **4 different inter-metal oxide thicknesses: 1, 2, 3 and 4 μm**
 - **2 different track widths: 20 μm and 10 μm**




10 μm tracks



20 μm tracks






- Technology parameters (e.g. wafer bow) continuously monitored during the fabrication
- Wafers suffer stress due to the TEOS deposition – limit to the achievable thickness of the inter-metal oxide



- Daisy-chain test structure




- Up to 200 via contacts tested in two wafers:
 - 1 μm and 3 μm inter-metal SiO₂**
- 2 daisy-chains tested per wafer
- No fail seen → **good yield**
- Average via resistance:
 - $R_{\text{via}} = 0.151 \pm 0.005 \Omega$



Inhomogeneous etching of the inter-metal oxide




BASIC vs. VARYING; 20 μm

PRELIMINARY







RECT-A vs. VARYING; 20 μm

PRELIMINARY





BASIC; **10 μm** vs. **20 μm**

PRELIMINARY





RECT-A; 10 μm vs. 20 μm

PRELIMINARY



RECT-A; 10 um; Thickness **1 μm** vs. **2 μm**

PRELIMINARY



- ✓ Proposal of double-metal strip sensor technology to improve interconnection in large HEP experiments
- ✓ Initial fabrication demonstrated the concept and revealed some weaknesses
- ✓ Irregular noise problem faced
- ✓ New optimized designs and technology
- ✓ First sensors fabricated with new designs and technology
- ✓ All-neighbours interstrip capacitance tests to estimate the noise

- Future work
 - Assembly of full modules (at DESY Berlin)
 - Noise tests and correlation with C_{int} values
 - Test beam with modules (diamond, DESY)
 - Cross-talk, pick-up, Efficiency-loss
 - Irradiation of sensors and repeat tests