



# ATLAS/CMS/LCD RD53 collaboration:

**Pixel readout integrated circuits  
for extreme rate and radiation.**

**ATLAS and CMS phase 2 pixel  
upgrades**

Jorgen Christiansen on behalf of RD53

# CMS experiment








# Current CMS pixel

- 100um x 150um hybrid pixels
- 3 barrel layers, 2 disks
- ~1m<sup>2</sup> sensitive surface
- 40MHz clock/sampling
- Hit rate: <100MHz/cm<sup>2</sup>
- 100KHz trigger rate
- 250nm pixel ASIC




- Column drain architecture with data buffering in End Of Column (EOC).
- Analogue readout (also on optical links)

- Radiation tolerance: ~100Mrad, ~10<sup>15</sup>neu/cm<sup>2</sup>
- ~3KW power



# Pixel upgrades

- Current LHC pixel detectors have clearly demonstrated the feasibility and power of pixel detectors for tracking in high rate environments
- Phase0/1 upgrades: Additional pixel layer,  $\sim 4 \times$  hit rates
  - ATLAS IBL : Addition of inner B layer with new 130nm pixel ASIC (FEI4).
  - CMS: New pixel detector with modified 250nm pixel ASIC (PSI46DIG).
- **Phase2 upgrades:** 20-30  $\times$  hit rates, 2-4  $\times$  better resolution, 10  $\times$  trigger rates, 16  $\times$  radiation tolerance, Increased forward coverage, less material, , ,
  - Installation:  $\sim 2022$
  - Relies fully on significantly improved performance from next generation pixel chips.



ATLAS Pixel IBL

CMS Pixel phase1

CMS & ATLAS phase 2 pixel upgrades





100MHz/cm<sup>2</sup>

400MHz/cm<sup>2</sup>

2-3GHz/cm<sup>2</sup>

# Phase 1 upgrade



- ~4 x hit rates: ~400MHz/cm<sup>2</sup>
  - Higher luminosity & Closer to interactions
- Same pixel size: 100x150um<sup>2</sup>
- Additional barrel layer: 3 -> 4
  - Closer to interactions
- Additional end-cap disc: 2 ->3
- ~1.5m<sup>2</sup>
- Modified 250nm pixel chip
  - Lower detection threshold: 3400e -> ~1800e
  - Increased EOC buffering
  - Digital readout
- Lower material budget (in forward region)
- On detector power conversion: DC/DC
- Installation: 2016/2017
- TDR: <http://cds.cern.ch/record/1481838/files/CMS-TDR-011.pdf>




Transverse impact parameter resolution with 50PU

# CMS phase1 pixel chip: PSI46dig

- Maintain same architecture
  - Analog charge measurement
  - 1 sample buffer (capacitor) in pixel
  - Column drain architecture
  - Latency storage in EOC
  - No clock to pixel array
- Technology: 250nm
  - Well known and relatively cheap
- Modifications
  - Lower effective threshold
    - Within 25ns: 3400e  $\rightarrow$  1800e
  - Increased buffering in EOC
  - On-chip digitization in EOC
  - Faster column transfer for dedicated inner layer chip







## Modified circuitry in ROC periphery



# Phase 2 pixel challenges


- ATLAS and CMS phase 2 pixel upgrades very challenging
  - Very high particle rates: 500MHz/cm<sup>2</sup>
    - Hit rates: 2-3 GHz/cm<sup>2</sup> (factor ~20 higher than current pixel detectors)
  - Smaller pixels: ~1/4 (50um x 50um, 25um x 100um)
    - Increased resolution
    - Improved two track separation (jets)
    - 100um x 100um in outer layers for lower power
  - Participation in first/second level trigger ? (no)
    - A. 40MHz extracted clusters (outer layers) ?
    - B. Region of interest readout for second level trigger ?
  - Increased readout rates: 100kHz -> 1MHz
    - 100x higher data rates: 10x hit rate x 10x trigger rate
  - Low mass -> Low power
- Very similar requirements (and uncertainties) for ATLAS & CMS
- Unprecedented hostile radiation: 1Grad, 10<sup>16</sup> Neu/cm<sup>2</sup>
  - Hybrid pixel detector with separate readout chip and sensor.
  - Phase2 pixel will get in 1 year what we now get in 10 years
  - 10.000 higher than space applications !
- Pixel sensor(s) not yet determined
  - **Planar**, 3D, Diamond, HV CMOS, , ,
  - Possibility of using different sensors in different layers
  - Final sensor decision may come relatively late.
- Complex, high rate and radiation hard pixel readout chips




ATLAS HVCMOS program

# Radiation levels

- TID & Hadrons
- First layer will get  $\sim 1\text{Grad}$ ,  $\sim 2 \cdot 10^{16}$  Neu/cm<sup>2</sup> over 10years.
  - Feasible for both sensor and chip ?
  - Need to replace inner layer after few years ? ( replaceability and cost)
  - Radiation decreases  $\sim 1/2$  for each layer: 1,  $\sim 1/2$ ,  $\sim 1/4$ ,  $\sim 1/10$
  - Annealing scenario critical:  $-20^\circ\text{C}$ ,  $\sim 2\text{weeks/year}$  at room temperature
    - To define/understand what the problems are for the chip and the sensor
- Radiation levels do not decrease in forward direction
  - Major challenge for power services and optical link interfaces !



Phase1



Phase2



# SEU rate guesstimates

- Basic assumptions:
  - 65nm storage cell (FF, latch, RAM) high energy hadron cross-section:  $\sim 10^{-14}$
  - HEH rate: 500MHz/cm<sup>2</sup>  
(inner layer and very conservative)
- EOC: 1kbit config + 1Kbit state
  - Single Event Functional Interrupt (SEFI):  $\sim 100$ s
  - Requirement: less than one per day per chip
  - Full fault tolerance required: TMR, Triple Modular Redundancy
- Pixel cell: 16bit config + 16bit state:  $\sim 160$ k pixels per chip
  - 10 pixel cells per chip affected every second
  - Can possibly also affect function of whole chip (e.g. token passing)
  - Full TMR required
- Hit data corruption: 24 bit, 10us storage
  - Hit data corruption probability:  $\sim 10^{-9}$
  - Requirement:  $< 10^{-4}$
  - No SEU protection of hit data required in data buffers

# ATLAS – CMS RD collaboration

- Similar/identical requirements, same technology choice and limited availability of rad hard IC design experts in HEP makes this ideal for a close CMS – ATLAS RD collaboration
  - Even if we do not make a common pixel chip
- Workshop between ATLAS and CMS pixel communities confirmed this in 2012.
- Forming a RD collaboration has attracted additional groups and collaborators
  - Synergy with CLIC pixel (and others): Technology, Rad tol, Tools, etc.
- Institutes: 20
  - ATLAS: CERN, Bonn, CPPM, LBNL, LPNHE Paris, Milano, NIKHEF, New Mexico, RAL, UC Santa Cruz.
  - CMS: Bari, Bergamo-Pavia, CERN, Fermilab, Padova, Perugia, Pisa, PSI, RAL, Seville, Torino.
- Collaborators: ~100
- Collaboration organized with Institute Board (IB) with technical work done in specialized Working Groups (WG)
  - Monthly working group meetings
  - Collaboration meeting 2 times per year
- Work program covers 3(4) years: 2013/14 – 2016/17
  - Full scale demonstrator chip in 2016
  - Will be extended if appropriate:
    - A. Common design ?,
    - B. Support to experiment specific designs


# Pixel chip

- Pixel readout chips critical for schedule to be ready for phase 2 upgrades
  - Technology: Radiation qualification
  - Building blocks: Design, prototyping and test
  - Architecture definition/optimization/verification
  - Chip prototyping, iterations, test, qualification and production
  - System integration
    - System integration tests and test-beams
  - Production and final system integration, test and commissioning
- Phase 2 pixel chip very challenging
  - Radiation
  - Reliability: Several storage nodes will have SEUs every second per chip.
  - High rates
  - Mixed signal with very tight integration of analog and digital
  - Complex: ~256k channel DAQ system on a single chip
  - Large chip: ~2cm x 2cm, 1/2 - 1 Billion transistors.
  - Very low power: Low power design and on chip power conversion
- Both experiments have evolved to have similar pixel chip architectures and plans to use same technology (65nm) for its implementation.
- Experienced chip designers for complex ICs in modern technologies that must work in a extremely harsh radiation environment is a scarce and distributed "resource" in HEP.

# Pixel chip generations

Generation	Current FEI3, PSI46	Phase 1 FEI4, PSI46DIG	Phase 2
Pixel size	100x150 $\mu\text{m}^2$ (CMS) 50x400 $\mu\text{m}^2$ (ATLAS)	100x150 $\mu\text{m}^2$ (CMS) 50x250 $\mu\text{m}^2$ (ATLAS)	25x100 $\mu\text{m}^2$ , 50x50 $\mu\text{m}^2$ , 100x100 $\mu\text{m}^2$
Sensor	2D, $\sim$ 300 $\mu\text{m}$	2D+3D (ATLAS) 2D (CMS)	2D, 3D, Diamond, MAPS ?
Chip size	7.5x10.5mm $^2$ (ATLAS) 8x10mm $^2$ (CMS)	20x20mm $^2$ (ATLAS) 8x10mm $^2$ (CMS)	<b>&gt; 20 x 20mm<math>^2</math></b>
Transistors	1.3M (CMS) 3.5M (ATLAS)	87M (ATLAS)	<b><math>\sim</math>1G</b>
Hit rate	<b>100MHz/cm<math>^2</math></b>	<b>400MHz/cm<math>^2</math></b>	<b>2-3 GHz/cm<math>^2</math></b>
Hit memory per chip	0.1Mb	1Mb	$\sim$ 16Mb
Trigger rate	100kHz	100KHz	200kHz - <b>1MHz</b>
Trigger latency	2.5 $\mu\text{s}$ (ATLAS) 3.2 $\mu\text{s}$ (CMS)	2.5 $\mu\text{s}$ (ATLAS) 3.2 $\mu\text{s}$ (CMS)	6 - 20 $\mu\text{s}$
Readout rate	40Mb/s	320Mb/s	<b>3-4Gb/s</b>
Radiation	<b>100Mrad</b>	<b>200Mrad</b>	<b>1Grad</b>
Technology	250nm	130nm (ATLAS) 250 nm (CMS)	<b>65nm</b>
Architecture	Digital (ATLAS) Analog (CMS)	Digital (ATLAS) Analog (CMS)	Digital
Buffer location	EOC	Pixel (ATLAS) EOC (CMS)	Pixel
Power	$\sim$ 1/4 W/cm $^2$	$\sim$ 1/4 W/cm $^2$	<b><math>\sim</math>1/2 W/cm<math>^2</math></b>



# 3<sup>rd</sup> generation pixel architecture



- 95% digital (FEI4 like)
- Charge digitization
- ~200k pixel channels per chip
- Pixel regions with buffering
- Data compression in End Of Column

# Why 65nm Technology

- Mature technology:
  - Available since ~2007
- High density and low power
- Long term availability
  - Strong technology node used extensively for industrial/automotive
- Access
  - CERN frame-contract with TSMC and IMEC
    - Design tool set
    - Shared MPW runs
    - Libraries
    - Design exchange within HEP community
- Affordable (MPW from foundry and Europractice, ~1M NRE for full final chips)
- Significantly increased density, speed, , , and complexity !



X. Llopart CERN



# 65nm Technology

## ■ Radiation hardness

### ■ Uses thin gate oxide

- Radiation induced trapped charges removed by tunneling
- More modern technologies use thick High K gate "oxide".

### ■ Verified for up to 200Mrad

### ■ To be confirmed for 1Grad

- PMOS transistor drive degradation, Annealing ?
- If significant degradation then other technologies must be evaluated and/or a replacement strategy must be used for inner pixel layers


### ■ CMOS normally not affect by NIEL

- To be confirmed for  $10^{16}$  Neu/cm<sup>2</sup>
- Certain circuits using "parasitic" bipolars to be redesigned ? (bandgaps)


### ■ SEU tolerance to be build in (as in 130 and 250nm)

- SEU cross-section reduced with size of storage element, but we will put a lot more per chip


### ■ All circuits must be designed for radiation environment ( e.g. Modified RAM)



S. Bonacini, P. Valerio CERN



M. Menouni, CPPM



# Working groups



WG	Domain
WG1	Radiation test/qualification
	<p>Coordinate test and qualification of 65nm for 1Grad TID and <math>10^{16}</math> neu/cm<sup>2</sup></p> <p>Radiation tests and reports.</p> <p>Transistor simulation models after radiation degradation</p> <p>Expertise on radiation effects in 65nm</p>
WG2	Top level
	<p>Design Methodology/tools for large complex pixel chip</p> <p>Integration of analog in large digital design</p> <p>Design and verification methodology for very large chips.</p> <p>Design methodology for low power design/synthesis.</p> <p>Clock distribution and optimization.</p>
WG3	Simulation/verification framework
	<p>System Verilog simulation and Verification framework</p> <p>Optimization of global architecture/pixel regions/pixel cells</p>
WG4	I/O
	<p>Development of rad hard IO cells (and standard cells if required)</p> <p>Standardized interfaces: Control, Readout, etc.</p>
WG5	Analog design / analog front-end
	<p>Define detailed requirements to analog front-end and digitization</p> <p>Evaluate different analog design approaches for very high radiation environment.</p> <p>Develop analog front-ends</p>
WG6	IP blocks
	<p>Definition of required building blocks: RAM, PLL, references , ADC, DAC, power conversion, LDO, ,</p> <p>Distribute design work among institutes</p> <p>Implementation, test, verification, documentation</p>



# Radiation WG



- Radiation test and qualification of baseline 65nm technology for radiation levels of 1Grad and  $10^{16}$  neu/cm<sup>2</sup>
- WG convener: Marlon Barbero, CPPM
- Activities and Status:
  - Defining radiation testing procedure
  - Test of 65nm transistors to 1Grad
    - NMOS: Acceptable degradation (20-30%)
    - PMOS: Severe radiation damage above 300Mrad (next slide)
      - Not yet full understanding of effects seen at these unprecedented radiation levels
      - Much less radiation degradation when radiated cold (-25°C). Unexpected. Annealing effects to be verified.
      - Annealing depends on biasing during annealing: NEW
    - Systematic radiation/annealing studies required to be verified with pixel detector operation (cold -20°C)
  - Test of circuits to 1Grad
    - Ring oscillators, Pixel chips ( CERN, LBNL)
    - Some digital circuits remains operational up to 1Grad, depending on digital library used. (better than indicated by tests of individual transistors)
- Plans
  - Systematic radiation and annealing studies of 65nm basic devices and circuits including cold radiation
  - Hadron/neutron radiation tests for NIEL effects
  - Radiation test of basic transistors/structures in alternative technologies (for comparison/understanding)
  - Simulation models of radiation degraded transistors (if possible)
- CERN, CPPM, Fermilab, LBNL, New mexico, Padova

# PMOS Radiation effects 65nm



Transconductance


First day:  $T=25^\circ\text{C}$



Vt shift

First day:  $T=25^\circ\text{C}$

# Radiation effects




Birds beak parasitic device


Spacer dielectrics may be radiation-sensitive

Thick Shallow Trench Isolation Oxide (~ 300 nm); radiation-induced charge-buildup may turn on lateral parasitic transistors and affect electric field in the channel)

Charge buildup in gate oxide and interface states affects  $V_t$



Doping profile along STI sidewall is critical; doping increases with CMOS scaling, decreases in I/O devices





Increasing sidewall doping makes a device less sensitive to radiation (more difficult to form parasitic leakage paths)

# Latest PMOS results

## Low temperature

CERN, Jan. 2015




Please note change of scale

# Evolution at high temperature


The evolution of the electrical characteristics of the transistors at high temperature (100°C) depends on the applied bias

CERN, Jan. 2015




# Analog WG



- Front-end requirements document
  - <https://cds.cern.ch/record/1952563>
  - Low threshold (100e), low power, ,
- 5 Groups designing and evaluating different front-end architectures
  - Designs prototyped and testing starting
- Convener: Valerio Re, Bergamo



Example: Torino front-end and pixel array (INFN CHIPIX65)





Fermilab (130nm)



# Top level WG


- Global architecture and floor-plan issues for large mixed signal pixel chip
- Convener: Maurice Garcia-Sciveres, LBNL
- Activities and status
  - Global floorplan issues for pixel matrix
    - $50 \times 50 \mu\text{m}^2$  –  $25 \times 100 \mu\text{m}^2$  pixels with same pixel chip
      - ATLAS – CMS has agreed to aim for this
    - Compatibility with bigger pixels for outer layers
    - Global floor-plan with analog and digital regions
      - Analog islands in digital sea
  - Appropriate design flow
  - Column data bus versus serial links
  - Matrix structure for first pixel array test chip
- Plans
  - Submission of simplified pixel matrix test chip: 2015
  - Evaluation of different pixel chip (digital) architectures
    - Using simulation frameworks from simulation WG.
  - Full pixel chip demonstrator: 2016
- Bonn, LBNL, , , ,




# IP blocks

- ~ 20 IP blocks needed for pixel chip
  - ADC, DAC, Bandgaps, drivers, PLLs, serializers, IO driver/receivers, RAMs, Shut-LDO, Clock circuits, ,
  - Must all be rad hard: 1Grad
- Basic specs and data sheets of IP blocks defined
- Recommendations on how to make IPs
  - Lacked clear guidelines on how to make them sufficient radiation hard
- Many groups involved
- Most IPs prototyped and testing on-going
- Other projects show interest to use IPs
  - For non RD53 use: IPs belong to institutes.
- Convener: Jorgen Christiansen, CERN


Country	DE	FR	NL	IT	US	UK	US	US	US	Comments	Contacts
Group	Bonn	CERN	CPHM	Nikhef	Milano	Berg	Padova	Trieste	Uppsala		
ANALOGS: Coordination with analog WG											
Temperature sensor			(P)							(P)	CPHM: Mohsine Menouni, menouni@cpm.in2p3.fr CPHM: Mohsine Menouni, menouni@cpm.in2p3.fr
Radiation sensor			(P)							(P)	CPHM: Mohsine Menouni, menouni@cpm.in2p3.fr Pavia/Bergamo/Gianluca Traversi, gianluca.traversi@unibg.it
HV leakage current sensor			(P)							(P)	CPHM: Mohsine Menouni, menouni@cpm.in2p3.fr
Band gap reference			(P)							(P)	3 Groups CERN: Stefano Michielis, Stefano.Michielis@cern.ch NIKHEF: Vladimir Gromov, v.gromov@nikhef.nl RAL: Steve Thomas, stephen.thomas@stfc.ac.uk NIKHEF: Vladimir Gromov, v.gromov@nikhef.nl
Self-biased Rail to Rail analog buffer	(P)	(P)	(P)							(P)	
MIXED											
8 - 12 bit biasing DAC		(P)									0 2 groups Bari: Flavio Loddo, Flavio.Loddo@ba.infn.it Prague: Gordon Neue, Gordon.Neue@fjfl.cvut.cz Bari: Cristoforo Marzocca, marzocca@poliba.it CPHM: Mohsine Menouni, menouni@cpm.in2p3.fr CERN: Sandro Bonacini, sandro.bonacini@cern.ch
10 - 12 bit slow ADC for monitoring											3 Groups Bonn: Hans Krueger, krueger@physik.uni-bonn.de NIKHEF: Vladimir Gromov, v.gromov@nikhef.nl
PLL for clock multiplication		(P)	(P)		(P)	(P)			(P)	(P)	Together
High speed serializer (~1Gb/s)		(P)	(P)						(P)	(P)	
(Voltage controlled Oscillator)											Needed ? Bonn: Hans Krueger, krueger@physik.uni-bonn.de NIKHEF: Vladimir Gromov, v.gromov@nikhef.nl
Clock recovery and jitter filter		(P)							(P)		
Programmable delay		(P)									
DIGITAL											
SRAM for pixel region		(P)	(P)								
SRAM/PIFO for CDC		(P)	(P)								
EPROM/PLD		(P)	(P)								
DICE storage cell / config reg		(P)									
IP Clock driver/receiver		(P)									
(Dedicated read hard digital library)		(P)	(P)								
(compact mini digital library for pixels)		(P)	(P)								
IO: Coordination with IO WG											
Basic IO cells for radiation	(P)										
Low speed SLVS driver (~100MHz)		(P)							(P)		
High speed SLVS driver (~1Gbits/s)		(P)							(P)		
SLVS receiver		(P)							(P)		
1Gb/s/s drv/rec cable equalizer		(P)							(P)		
C4 and wire bond pads		(P)									
(IO pad for TSV)		(P)									
Analog Rail to Rail output buffer		(P)									
Analog input pad		(P)									
POWER											
LDO(s)		(P)	(P)	(P)					(P)		
Switched capacitor DC/DC		(P)									
Shunt regulator for serial powering		(P)									
Power-on reset		(P)									
Power pads with appropriate ESD		(P)									
SOFT IP: Coordination with IO WG											
Control and command interface		(P)	(P)								
Readout interface (E-link ?)		(P)	(P)								



Parameter	Value
Supply voltage	1.2 V (±10%)
Temperature range	-40 °C to +60 °C
Architecture	3d6
Conversion clock Clk	312 MHz (40 MHz CLK/128) or lower ?
Resolution	12 bit
Input range	0 to 1 V (LSB = 244 μV)
Integral Non Linearity (INL)	± 1 LSB
Differential Non Linearity (DNL)	± 0.5 LSB
Conversion time	14 clock cycle
Capacitor	MIMCAP
Power	< 20W (depends on frequency)
Trimming	Yes
Status (end of June)	First prototype submitted
Designer (E-mail)	menouni@cpm.in2p3.fr menouni@cpm.in2p3.fr renault.gagnon@leap.in2p3.fr




Parameter	Value
Supply voltage	Typ 1.2 V (±10%)
Temperature range	-40 °C to +60 °C
Prototyping	Active element
First Tests	Bandgap voltage output
Correction	400 mV - 600 mV - 800 mV
Prototyping	Noise
Prototyping	Max variation (PVT, mismatch)
Prototyping	Power supply rejection
Prototyping	Consumption
Prototyping	Startup circuit
Full IP avail	Trimming
Status (end of June)	Max variation (1Grad, 10 <sup>4</sup> n/cm <sup>2</sup> )
Designer (E-mail)	menouni@cpm.in2p3.fr menouni@cpm.in2p3.fr




Status	Date
First prototype submitted	Q2 2014
Prototyping 0 submitted	Q2 2014
First Tests and Irradiation	Q4 2014
Re-design, Improvement	Q4 2014
Prototyping 1 submission	Q4 2014
Prototyping characterized	Q1 2015
Prototyping 2 submission	Q3 2015
Prototyping 2 characterized	Q3 2015
Full IP available	Q4 2015

I/O signals	Function
Input signals (Signal name)	
Output signals (Signal name)	
BGP	Bandgap output
VDD	Supply voltage
GND	Ground

Parameter	Value
Size	155μm X 165μm
Supply voltage	1.08-1.32V
Power	2.1mW
Temperature range	-25°C +75°C
Frequency of operation	320 Mbps
Metal layers	M1-M2-M3
Special options	None
Capacitor	MNOS
Active element used	NMOS, PMOS, LVT_NMOS, LVT_PMOS, rpolyyo, rmlnoyyo
Status (date)	First prototype fabricated and ready to be characterized
Designer (E-mail)	gianluca.traversi@cern.ch francesco.de.canis@cern.ch



I/O signals	Function
Input signals (Signal name)	IN
Output signals (Signal name)	OUT+, OUT-
VDD, GND	Supply voltage, ground






# IP Schedule


- ~2 years to make IPs.  
To have full pixel array ROC at end of 3 year RD53 program
  - Who makes what and how: Done
  - Specs of each IP: Done
  - Initial schematic/layout: Q4 2014 (90% done)
  - First Prototype: Q1 2015 (~50%)
  - **Behavioural model** **Q2 2015** (to allow progress on global pixel)
  - **Tested Prototype:** **Q3 2015**
  - Radiation qualification: Q4 2015
  - (2<sup>nd</sup>. Prototype) Q4 2015 (shared MPW submission)
  - Final IP: Q1 2016
    - Long list of things to deliver for each IP

# Simulation/verification WG

- Simulation and verification framework for complex pixel chips
- Convener: Tomasz Hemperek, Bonn
- Activities and status
  - Simulation framework based on system Verilog and UVM (industry standard for ASIC design and verification)
    - High abstraction level down to detailed gate/transistor level
    - Benchmarked using FEI4 design
  - Framework available on common repository
    - Internal generation of appropriate hit patterns
  - Study of buffering architectures in pixel array
  - Integration with ROOT to import hits from detector simulations and for monitoring and analysing results.
- Plans
  - Refine/finalize framework with detailed reference model of pixel chip
  - Import pixel hit patterns from detector Monte-Carlo simulation
  - Modelling of different pixel chip architectures and optimization
  - Verification of final pixel chip
- Bonn, CERN, Perugia



Buffer occupancy comparison between simulation and analytical statistical model



# IO WG

- Defining and implementing readout and control interfaces
  - Common test interfaces and test hardware
- Convener: Roberto Beccherle, Pisa (recently started)
- Plans
  - Defining readout and control protocols
  - Implement/verify IO blocks for pixel chip
  - Standardized pixel test systems
- Pisa, Bonn , , ,

# RD53 planning

- 2014:
  - Release of CERN 65nm design kit. (lots of delays encountered with legal NDA issues)
  - Detailed understanding of radiation effects in 65nm
    - Cold operation
    - Radiation test of few alternative technologies.
    - Spice models of transistors after radiation/annealing
  - IP/FE block responsibilities defined and first FE and IP designs/prototypes
  - Simulation framework with realistic hit generation and auto-verification.
- 2015:
  - Final versions of IP blocks and FEs: Tested prototypes, documentation, simulation, etc.
  - IO interface of pixel chip defined in detail
  - Global architecture defined and extensively simulated with MC hits
  - Initial small scale pixel array prototype
- 2016:
  - **Full sized pixel array demonstrator chip.**
  - Pixel chip tests, radiation tests, beam tests , ,
- 2017:
  - Separate or common ATLAS – CMS final pixel chip submissions.

# Access to RD53 information

- Access to RD53 meetings and documents by default limited to RD53 members.
- Special “RD53 guests” category that can get full access to meetings and documents:
  - Members of ATLAS/CMS pixel upgrade projects
  - Institutes requesting to become active RD53 members.
  - CERN 65nm technology support
  - Others when well justified.

# RD53 Summary

- RD53 has gotten a good start
    - Organization structure put in place
    - Technical work in WGs have started
    - Institutes has gotten some R&D funding because it is a common effort



The development of such challenging pixel chips across a large community requires a significant organisation effort.
  - Radiation tolerance of 65nm remains critical
    - Annealing effects/scenario to be better understood
    - Backup (baseline): Inner layer replacement versus alternative technology

1Grad radiation was completely unexplored territory and new effects have been seen.
  - Prototypes of FEs and IPs made and under test
  - Simulation framework available and being used for simulations with MC hits and optimization of final architecture
  - Small scale pixel array prototype to be submitted before summer
  - Full scale pixel chip demonstrator in 2016
- CMS and ATLAS relies on RD53 for their pixel upgrades

# **CMS PHASE 2 CASE**






# Rate estimates

- Phase 2 MC with  $25 \times 100 \times 150 \mu\text{m}^3$  pixels
  - Hit rates inner layer:  $2 \text{GHz}/\text{cm}^2$  (PU140) –  $3 \text{GHz}/\text{cm}^2$  (PU200)
  - Rates relatively constant across barrel layer:
    - Middle: high track rate, small clusters
    - End barrel: lower track rate but much larger/longer clusters
  - Rate decreases factor  $\sim 2$  for each barrel layer.





# Layout sketches and modularity



# Pixel detector building blocks

- 1x4 pixel chip modules for Layer 1 & 2
- 2x4 pixel chip modules for Layer 3 & 4 and forward disks
- Electrical links: 1.2Gbits/s on capton flex, micro coax, twinax, **twisted pair**

- Only point to point connections
- Pre-emphasis drivers
- Equalizer(filter) receivers



- Pixel chip:

- 1-8 **1.2Gbits/s** data links
- 1 320Mbits/s control/timing link
- Capability to mux data from 2-4 chips
- Power:  $\sim 0.5\text{W}/\text{cm}^2$

- No module controller


- LPGBT:

- 8 x 1.2Gbits/s data links = 10Gbits/s (user data !)
- 8 x 320Mbits/s control/timing links = < 5Gbits/s down link (much less would be OK)



# 4x1 pixel module

- 4x1 pixel module for layer 1 & 2
- Different link configurations:
  - Trigger: 1MHz (500kHz)
  - Layer 1: 16(8) x 1.2Gbits/s E-links
  - Layer 2: 8(4) x 1.2Gbits/s E-links





# 4 x 2 pixel module

- 4x2 pixel module for layer 3 & 4 & endcap disks
- Different link configurations

Trigger: 1MHz (500kHz)

- Layer 3: 16(8) x 1.2Gbits/s E-links
- Layer 4: 8(4) x 1.2Gbits/s E-links




On-chip data merging between 2-4 pixel chips for low rates



# System summary

	Barrel L1	L2	L3	L4	Inner disks	Outer disks	Total
r (mm)	30	68	102	160	45 - 85	85-160	
Pixel size (um <sup>2</sup> )	50x50	50x50	50x50	<b>100x100</b>	50x50	<b>100x100</b>	
Track rate: (relative)	500MHz/cm <sup>2</sup>	1/4	1/8	1/16	1/5	1/10	
Hit rate: PU140: (PU200)	2GHz/cm <sup>2</sup> (3GHz/cm <sup>2</sup> )	1/4	1/8	1/16	1/5	1/10	
Facets:	12	14	22	32			
Per ladder:	8	8	8	8	14	26	
Module size chips:	1 x 4	2 x 4	2 x 4	2 x 4	2 x 2	2 x 4	
mm:	20 x 80	40x80	40 x 80	40 x 80	40x40	40x80	
Disks					2 x 7	2 x 10	
Modules	96	112	176	256	196	520	<b>1356</b>
Chips	384	896	1408	2048	784	4160	<b>9680</b>
Hits per chip per Bx	200	50	25	13	40	20	
Event size per chip (bits)	4868	1264	664	364	1024	544	
Event size (KBytes)	228	138	114	91	98	276	<b>946</b>
Data rate per chip @ 500KHz trg. Gbits/s	2.43	0.63	0.33	0.18	0.51	0.27	
Data rate per module Gbits/s	<b>9.73</b>	<b>5.06</b>	<b>2.66</b>	<b>1.46</b>	<b>2.05</b>	<b>2.18</b>	
E-links per module @1.2Gbs/s	8 (16)	4 (8)	2 (4)	2 (4)	2 (4)	2 (4)	
E-links @ 1.2Gbs/s	768 (1536)	448 (896)	352 (704)	512 (1024)	392 (784)	1040 (2080)	<b>3512</b> (7024)

# E-links



- Modest rate (1.2Gbits/s) serial to remote LPGBT
  - Rate that makes sense for input to LPGBT (10Gbits/s)
  - Speed could be seriously limited by radiation damage
  - Very low mass cable
  - 2x (4x) as option
  - Max 8 (4) per chip (high rate regions)
  - Data merging from max 8 pixel chips (low rate regions)
- 3500 (7000) links, 2m twisted pair or flex cable
  - 0.7 – 6 kg

100um sensors+100um pixel chips = ~2kg Si

## Alternatives:


- Single High rate (4-6Gbits/s) electrical link per chip to remote laser
  - No use of LPGBT
- Opto conversion on pixel module
  - Outer modules with "low" radiation and low rates and less space constraints

# E-link cable options


Cable option	Wire size, diameter	Wire resistance	Mass for ~3500 cables	% in signal pair	% in shield/ Gnd	% in insulator
<b>36AWG Twisted pair, Cu, with shield</b>	125um	2.7 ohm	<b>5.8 kg</b>	27%	40%	33%
<b>36AWG copper pair, Cu, no shield</b>	125um	2.7 ohm	3.5 kg	45%	-	55%
<b>Twisted pair Cu with Polyimide insulation</b>	125um	2.7 ohm	1.8 kg	92%	-	8%
<b>Twisted pair, Cu clad Alu, Polyimide insulation</b>	125um Alu 5um Cu	4.0 ohm	<b>0.7 kg</b>	83%	-	17%
<b>Kapton flat cable, Cu 35um gnd plane</b>	140x35um <sup>2</sup>	6.9 ohm	4.0 kg	15%	55%	20%
<b>Kapton flat cable, Cu 10um gnd mesh</b>	140x35um <sup>2</sup>	6.9 ohm	1.5 kg	40%	10%	50%
<b>Kapton flat cable, Alu 35um gnd plane</b>	140x35um <sup>2</sup>	11.5 ohm	2.0 kg	10%	33%	58%
<b>Kapton flat cable, Alu 10um gnd mesh</b>	140x35um <sup>2</sup>	11.5 ohm	<b>1.0 kg</b>	20%	5%	75%

# Cable simulation

- Simulation with ansys
- To be refined
  - Connectors
  - Detailed cable driver
  - Coupling to neighbours
- To be verified with cable measurements
- Verify cable insulation for radiation tolerance



Signal eye diagram after 2m transmission on shielded twisted pair at 1.2Gbits/s (upper) and 2.4Gbits/s (lower) without (left) and with (right) driver pre-emphasis.




Signal eye diagrams after 2m transmission on Alu kapton flat cable at 1.2Gbits/s (upper) and 2.4Gbits/s (lower) without (left) and with (right) driver pre-emphasis



Mark Kovacs, PH-ESE



# Readout cabling



- ~2m cabling from pixel module to LPGBT
  - Assume that LPGBT and opto can survive on service cylinder (100Mrad)
- Data rate: 1.2Gb/s (initial proposal/guess)
  - Appropriate interface to LPGBT
  - Optimal for minimal mass per Gbits/s ?
- Cable types:
  - PSI twisted pair: Copper cladded aluminium, no shield
    - Phase1: 320Mb/s over 1m
    - Phase2: 1.2Gbits/s over 2m with active cable compensation ? Crosstalk ?
  - Habia UBT 3601 ST 2
  - Twinax cable: 4-6Gb/s over 4-6m




	Estimated mass in g/m		
	PSI	HABIA	TWINAX
Cu	0.027	0.339	0.083
Alu	0.058	0.330	1.390
Insulator	0.011	0.194	1.994
<b>Total</b>	<b>0.096</b>	<b>0.863</b>	<b>3.467</b>

D. Abbaneo


# Material from readout cables

- PSI customized twisted
  - Acceptable material budget
  - Does it have the bandwidth ?
  - Very fragile
- Habia (commercial)
  - Has the bandwidth
  - Too heavy
- Solution: somewhere in between
  - Cu plated alu wire ?
  - Increased cross section ?
  - ALU shielding ?
  - Highly optimized cable driver receiver (cable equalization)
  - Dedicated study required !

Comparison - Habia twp




Comparison - PSI twp



D. Abbaneo





# Pixel phase 2 spaghetti

- Pixel detector: ~1000 modules
- Each module needs 8(16) – 2(4) 1.2Gbits/s E-links
- Needs ~5k electrical “low mass” links
  - What is a low mass electrical link ?.
    - Distance, Speed, Cable, Driver, Receiver, connector , ,
  - Routing/Installation ?
  - Material and physics impact ?
- Baseline: Low mass twisted pair as used in phase1
  - Needs to confirm that we can get 1.2Gbits/s on this with optimized drivers/receivers.
- How to improve:
  - Lowest possible trigger rate: 500KHz (1MHz)
  - Shortest possible distance
  - Confirmation of hit rates
  - On-chip track/cluster extraction: 1/2 ?
    - Local intelligence in very hostile radiation environment
  - Higher speed E-links: 2 – 10Gbits/s ?
    - How much “copper” needed for this ?
    - High speed circuits in extreme radiation environment ?.
    - E-links interface to LPGBT
  - Use of flex cables ?
  - Stave concept with integrated readout links ?
  - Opto on pixel module (Readout = VCSEL)
    - Can it survive radiation ?
    - Speed: 5 – 10Gbits/s ?
    - Power, compactness, ,
- And we still have to add power cabling !



# On-chip pixel "clustering"

- Pixel data clustering/formatting
  - Readout data reduction: Factor  $\sim 2$
- Track position extraction
  - Readout data reduction: Factor  $\sim 3$
  - Many questions/worries:
    - Effective resolution compared to off-line
    - Not having raw hit information for future improvements of resolution
    - Required hardware and timing



Pisa

# Pixel chip power guesstimate

- High rate regions with  $50 \times 50 \mu\text{m}^2$  pixels: Barrel L1
- Medium rate regions with  $50 \times 50 \mu\text{m}^2$  pixels: Barrel L2, L3, Inner disks
- Low rate regions with  $100 \times 100 \mu\text{m}^2$  pixels: Barrel L4, Outer disks

Pixel chip power: 2cm x 2cm	Conservative	Optimistic
Analog power supply	1.2v	
Pixel analog current ( $50 \times 50 \mu\text{m}^2$ )	6uA per pixel	4uA per pixel
Pixel analog current ( $100 \times 100 \mu\text{m}^2$ )	10uA per pixel	6uA per pixel
Digital power supply	0.8 (1.0) v	
Digital power density, low rate	0.2W/cm <sup>2</sup>	0.1W/cm <sup>2</sup>
Digital power density, medium rate	0.25W/cm <sup>2</sup>	0.12W/cm <sup>2</sup>
Digital power density, high rate	0.5W/cm <sup>2</sup>	0.25W/cm <sup>2</sup>
High rate pixel chip ( $50 \times 50$ ):		
Analog (1.2v) current per chip	0.96A	0.64A
Digital (0.8v) current per chip	2.50A	1.25A
Total chip power (high rate $50 \times 50$ )	<b>3.15W</b>	<b>1.77W</b>
Medium rate pixel chip ( $50 \times 50$ ):		
Analog (1.2v) current per chip	0.96A	0.64A
Digital (0.8v) current per chip	1.25A	0.60A
Total chip power (med rate $50 \times 50$ )	2.15W	1.25W
Low rate pixel chip ( $100 \times 100$ ):		
Analog (1.2v) current per chip	0.40A	0.24A
Digital (0.8v) current per chip	1.00A	0.50A
Total chip power (low rate $100 \times 100$ )	<b>1.28W</b>	<b>0.69W</b>

Chip power density:  
 Conservative: 0.3 – 0.8 W/cm<sup>2</sup>  
 Optimistic: 0.2 – 0.4 W/cm<sup>2</sup>  
 (Current pixel: 0.2 -0.3 W/cm<sup>2</sup>)

# Pixel system power overview

Pixel module power	Conservative	Optimistic
L1 pixel module power (50x50um <sup>2</sup> , 4 chips)	12.6W	7.0W
L2 pixel module power (50x50um <sup>2</sup> , <b>8 chips</b> )	<b>17.2W</b>	<b>9.9W</b>
L3 pixel module power (50x50um <sup>2</sup> , 8 chips)	17.2W	9.9W
L4 pixel module power (100x100um <sup>2</sup> , 8 chips)	10.2W	5.5W
ID pixel module power (50x50um <sup>2</sup> , <b>4 chips</b> )	<b>8.6W</b>	<b>5.0W</b>
OD pixel module power (100x100um <sup>2</sup> , 8 chips)	10.2W	5.5W

## Module power:

- Conservative: 9 – 17W
  - Optimistic: 5 – 10W
- (Module current = ~Module power)

## Total power:

- Conservative: 16kW
  - Optimistic: 9kW
- (Total current= ~9-16KA)

Pixel power overview	Conservative	Optimistic	Fraction power (%)	Fraction chips (%)
L1 (96 modules)	1210W	678W	7.7	4.0
L2 (112 modules)	1928W	1118W	12.2	9.3
L3 (176 modules)	3030W	1757W	19.2	14.5
L4 (256 modules)	2621W	1409W	16.6	21.2
ID (196 modules)	1687W	978W	10.7	8.1
OD (520 modules)	5324W	2862W	33.7	43.0
Total	<b>15801W</b>	<b>8803W</b>	100.0	100.0

# Powering options

## ■ Direct from external PS: Excluded

- Huge power cables and huge power losses in cables
- $\Omega = V_{\text{drop}}/I = L/A * \sigma$ ,  $\text{Mass} = L * A * \rho$ , Total voltage drop =  $2 * V_{\text{drop}}$
- $\text{Mass} = L^2 * I * \sigma * \rho / V_{\text{drop}}$  per wire (2 wires required)
- Alu:  $\sigma = 2.82 \times 10^{-8} \Omega * \text{m}$ ,  $\rho = 2700 \text{kg/m}^3$
- **Local power cabling** within acceptance: 1-2m (in practice more)
  - $L=1\text{m}$ ,  $V_{\text{drop}}=0.2\text{V}$ ,  $I=16\text{kA} \Rightarrow \text{Mass} = 12\text{kg}$
  - $L=2\text{m}$ ,  $V_{\text{drop}}=0.2\text{V}$ ,  $I=16\text{kA} \Rightarrow \text{Mass} = 48\text{kg}$  (  $L^2$  dependency)
- **Global power cabling: 50m**
  - $L=50\text{m}$ ,  $V_{\text{drop}}=1\text{V}$  (problematic !),  $I=16\text{kA} \Rightarrow \text{Mass} = 6100\text{kg}$ , 2/3 power lost in cables

## ■ One-stage on-chip/on-module DC/DC: Not attractive for low conversion factors

- On-chip power conversion ratio will be limited by technology and radiation: 2-4
  - Local 1m:  $12\text{kg} / 2-4 = 3-6\text{kg}$
  - Local 2m:  $48\text{kg} / 2-4 = 12-24\text{kg}$
  - Global 50m:  $6100\text{kg} / 2-4 = 1500 - 3000\text{kg}$
- **If on-chip/on-module power conversion factor of 6-10 can be envisaged then this can be attractive**

## ■ One-stage remote DC/DC: Excluded

- Local power cables mass will be the same as "direct from external".
  - Local 1-2m power cabling: 12-48kg
  - Global power cabling:  $6100\text{kg} / \sim 10 = 610\text{kg}$


## ■ Two stage DC/DC (remote + on-chip): More detailed study

## ■ Serial powering: More detailed study

- Cable mass reduced proportional to number of units put in series ( e.g. 8)
- Within pixel module or Across multiple pixel modules


## ■ Combination of serial and DC/DC: Exotic combination not yet considered

- Local serial powering from "remote" DC/DC converter with current output
- Global serial powering with on-chip DC/DC
- Complicated and no significant gain.



# Two stage DC/DC

"FEAST3"



On-chip DC/DC: Switched capacitor

Analog: Factor 2 + 0.1 V LDO

Digital: Factor 3

Higher conversion factor (4-8) would be very advantageous but seems unrealistic

On-chip capacitors ?

Module current at 2.6V:

Conservative: 4-8A

Optimistic: 2-5A

(On-chip DC/DC: 90% efficiency)

On-chip DC/DC: Reduce mass of local power cabling

Remote DC/DC: Reduce mass of long distance power cabling

- Resolve over-voltage problems with dynamic load variations

## Local power cabling mass

Voltage drop/ Distance	0.1v, 9kW	0.1v, 16kW	0.2v, 9kW	0.2v, 16kW	0.4v, 9kW	0.4v, 16kW
0.5m	1.5 kg	2.7 kg	0.75 kg	1.3 kg	0.37 kg	0.67 kg
1.0m	6.0 kg	11 kg	<b>3.0 kg</b>	<b>5.3 kg</b>	1.5 kg	2.7 kg
2.0m	24.0 kg	43 kg	<b>12 kg</b>	<b>21 kg</b>	6.0 kg	11 kg

## Local power cable losses

Voltage drop	Opt: 9kW	Con: 16kW
0.1v	780 W	1400 W
0.2v	<b>1570 W</b>	<b>2800 W</b>
0.4v	3140 W	5600 W

Dedicated cable cooling required ?




# Integration of remote DC/DC

- Integration of remote DC/DC on service cylinder critical/difficult
  - Remote DC/DC as close to pixel modules as possible (move opto conversion further out)
  - Connectors for pixel detector insertion ?
  - Cooling, mechanics, etc.
  - Part of forward coverage





~1g for 4A converter:  
 Conservative: 2.8kg  
 Optimistic: 1.4kg



DC/DC filling in  $z = 0.8$   
 DC/DC filling in  $\Phi = 0.5$

Length for barrel DC/DC = ~100cm (~50cm)  
 Length for disk DC/DC = ~110cm (~55cm)



# Two stage DC/DC summary

Two stage DC/DC overview	Cons: 16kW	Opt: 9kW	Unit
Analog pixel chip voltage	1.2		V
Digital pixel chip voltage	0.8		V
Intermediate DC/DC voltage	2.6		V
Local power converter efficiency	0.9		
local analog DC/DC conversion ratio	<b>2</b>		
Analog LDO voltage drop	0.1		V
Local digital DC/DC conversion ratio	<b>3</b>		
Total pixel chip power	15802	8804	W
Power loss in local converters	2402	1391	W
Total power to local converters	18204	10194	W
Local power routing distance	<b>1.00</b>		m
Max voltage drop on power wire	<b>0.20</b>		V
Power loss in cables	<b>2801</b>	<b>1568</b>	W
Power delivered by remote DC/DC	21005	11763	W
Minimum module current (ID)	3.84	2.24	A
Minimum power wire diameter (ID)	0.83	0.63	mm
Max module current (L2, L3)	<b>7.69</b>	4.49	A
Max power wire diameter (L2,L3)	1.17	0.90	mm
Number of power cables (with 2 wires)	1356	1356	
Total power cable mass (Alu)	<b>5.33</b>	<b>2.99</b>	kg
Remote DC/DC mass	<b>2.8</b>	<b>1.4</b>	kg

## Critical points:


- Remote DC/DC distance: <1m
  - Place for remote DC/DC + cooling on service cylinder
- 1Grad on-chip DC/DC realistic ?
  - Nobody working actively on this !
  - On-chip capacitors ?
  - Higher on-chip power conversion factor ?
- Remote DC/DC
  - Rad. Tol.:  $\sim 100\text{Mrad}$ ,  $\sim 10^{15}$  neu/cm<sup>2</sup>
  - Current rating: 4-5A (or 8A)
  - Can they be put in parallel ?.
  - 1g mass realistic ?
  - Synergy/same as for CMS OT ?.
- Cable cooling ?
- Overvoltage protection
  - Dynamic changes
  - Low power state
- Material in forward region within phase 2 coverage !.
  - 8(4)kg (cables + remote DC/DC)
  - Other material

Effective local cable reduction:  $12\text{kg}/5.3\text{kg} = \mathbf{2.2}$

If including remote DC/DC mass this is reduced to  $12\text{kg}/8\text{kg} = \mathbf{1.5}$   
(determined by on-chip DC/DC conversion factor)




# Serial power

- Inject current and “develop/regulate” required voltage with local shunt regulator
    - Ensure to always inject enough current: ~10% more than max required
    - If chip burns less power during a time period this power will be burned by local shunt -> Constant current -> Constant voltage -> Constant power
      - Slow external control loop (software) to adjust injected current according to consumption
  - A. Between chips on same module
    - Good: No power chaining between modules (failure propagation)
    - Bad: Chips on same module at different potentials: comm., sensor interface (DC coupled)  
“Power conversion gain” limited by number of chips on module: 4 or 8
  - B. Between modules
    - Put local shunts in parallel. Requires specific Shunt-LDO that enables this.
    - Good: All chips on same module at same potential  
“Power conversion gain” can be increased by having many modules in power chain  
Current from failing shunt can be taken by 3(7) other shunts on module
    - Bad: Failure propagation across modules in power chain
- Has been evaluated/tested by ATLAS pixel with FEI chips.  
Favours a chain/stave structure with option to short circuit failing modules



# Serial power shunt

- On-chip Shunt - LDO
  - Flexible design to allow:
    - Multiple chips in parallel
    - Multiple Shunt-LDOs per chip to generate multiple voltages (e.g. 1.2V, 0.8V)
  - Higher power loss (but still very attractive)
- On-chip shunt - DC/DC
  - Too complicated



# Serial power across modules

Modules in series:

Barrel: 8 (stave)  
 ID: 7 ( 1/2 rings)  
 OD: 8 (1/3 rings)

Effective local cable  
 reduction:

12kg/1.74kg= **6.9**  
 (determined by number of  
 modules in series)

Across-module Serial power overview	Con: 16kW	Opt: 9kW	unit
Local Shunt voltage	1.3		V
Analog pixel chip voltage	1.2		V
Digital pixel chip voltage	0.8		V
Total active pixel chip power	<b>15392</b>	<b>8584</b>	W
Analog LDO voltage drop	0.1		V
Digital LDO voltage drop	0.5		V
Total Power loss in LDO's	<b>5923</b>	<b>3002</b>	W
Excessive current fraction	0.10		
Total excessive current power	<b>2132</b>	<b>1159</b>	W
Total power to modules	<b>23447</b>	<b>12744</b>	W
Local power routing distance	1.00		m
Max voltage drop on power wire	0.20		V
Total power loss in 1m cables	<b>915</b>	498	W
Total power delivered	24362	13242	W
Power loops	<b>168</b>	<b>168</b>	
Total loops current (all)	<b>2289</b>	<b>1244</b>	A
Average loop current	<b>13.62</b>	<b>7.41</b>	A
Minimum loop current (Inner disk)	9.72	5.46	A
Minimum wire diameter	1.32	0.99	mm
Maximum loop current (L2, L3)	19.45	10.91	A
Maximum wire diameter	1.87	1.40	mm
Loop voltage (typical)	10.80	10.80	V
Local power cable weight (Alu)	<b>1.74</b>	<b>0.95</b>	kg

# Serial power within modules

8 chip modules  
 88% of chips  
 82% of power  
 4 chip modules:  
 12% of chips  
 18% of power

Effective local cable  
 reduction:  
 $12\text{kg}/2.08\text{kg} = \mathbf{5.8}$   
 (determined by number  
 chips per module)

If only 4 chip modules can be  
 produced/used then power  
 cabling mass will double: 4-2kg  
 (Reduction =  $\sim 4$ )

In-module Serial power overview	Con: 16kW	Opt: 9kW	Unit
Local Shunt voltage	1.3		V
Analog pixel chip voltage	1.2		V
Digital pixel chip voltage	0.8		V
Total active pixel chip power	15802	8804	W
Analog LDO voltage drop	0.1		V
Digital LDO voltage drop	0.5		V
Total Power loss in LDO's	6096	3090	W
Excessive current fraction	0.10	0.10	
Total excessive current power	2190	1189	W
Total power to modules	24087	13083	W
Local power routing distance	1.00		m
Max voltage drop on power wire	0.20		V
Total power loss in cables	1095	597	W
Total power delivered	25182	13679	W
Power loops	<b>1356</b>		
Total loops current (all)	2737	1491	A
Average loop current	2.02	1.10	A
Minimum loop current (L4)	1.54	0.81	A
Minimum wire diameter	0.53	0.38	mm
Maximum loop current (L1)	3.81	2.08	A
Maximum wire diameter	0.66	0.49	mm
Loop voltage (typical)	10.40	10.40	V
Local power cable weight (Alu)	<b>2.08</b>	<b>1.14</b>	kg

# Comparison

Power system	Two stage DC/DC		In-module Serial		Across-Module serial		Unit
Power scenario	Cons.	Opt.	Cons.	Opt.	Cons.	Opt.	
Active pixel chip power	15.8	8.8	15.8	8.8	15.8	8.8	kW
On-chip DC/DC, LDO	2.4	1.4	6.1	3.1	6.1	3.1	kW
Excessive power			2.2	1.2	2.2	1.2	kW
<b>Total module power</b>	<b>18.2</b>	<b>10.2</b>	<b>24.1</b>	<b>13.1</b>	<b>24.1</b>	<b>13.1</b>	kW
Power cable losses	<b>2.8</b>	<b>1.6</b>	1.1	0.6	<b>0.9</b>	<b>0.5</b>	kW
<b>Total power</b>	21.0	11.8	25.2	13.7	25.0	13.6	kW
Power cabling mass	<b>5.33</b>	<b>2.99</b>	<b>2.08</b>	<b>1.14</b>	<b>1.79</b>	<b>0.97</b>	kg
Power cabling in barrel	0.45	0.25	0.17	0.09	0.15	0.08	kg
Remote DC/DC mass	<b>2.8</b>	<b>1.4</b>					kg
<b>Local cable reduction</b>	<b>1.5 (2.2)</b>		<b>5.8 (4)</b>		<b>6.9</b>		

Same Basic assumptions:

- 1m local power cabling counted
- Max 0.2V voltage drop on 1m wire

Other materials:

- Chips + sensors: ~2kg
- Readout links: ~2-5kg
- Cooling, Mechanics, beam pipe: ?

## ■ Serial power looks attractive

- ~1/3 material in power cables
- ~1/3 power losses in cables (less worries about cabling cooling)
- No remote DC/DC with associated mass and integration problems
- Smart Shunt – LDO currently under design in 65nm
- Can possibly be even more advantageous:
  - Higher voltage drop on local power cables can possibly be supported.
  - When including the long distance power cabling of which some will be in forward acceptance
- **Major worries: Noise injection, Failure propagation, Grounding**
  - **R&D and extensive testing required**

# Advantages - Disadvantages

## ■ In-module serial powering

- **Advantages:** Low mass cabling (~2kg), Low power dissipation on power cables (~1kW), Individual module powering.
- **Disadvantages:** High module power (~24kW). Different voltage potential of chips connected to same sensor. AC coupling required between chips on same module, Many (1300) power chains.
- **Required R&D:** Development of shunt-LDO (RD53). **Verify if possible to have pixel chips at different potentials connected to one sensor.**

## ■ Across-module serial powering

- **Advantages:** Low mass cabling (~2kg), Low power dissipation on power cables (~1kW), Few (160) power chains, All chips connected to same sensor at same potential, On-module communication without AC coupling,
- **Disadvantages:** High module power (~24kW). Failure propagation across modules.
- **Required R&D:** Development of shunt-LDO (RD53). **Development of scheme/system to short circuit failing module ?.**

## ■ Two stage DC/DC

- **Advantages:** Individual module powering, Low power on module (18kW). No AC coupling required between pixel chips.
- **Disadvantages:** High mass cabling (~5kg), Additional material (3kg) for remote DC/DC on service cylinder, High power losses on power cables (~3kW), Problem of available space on service cylinder for remote DC/DC converters.
- **Required R&D:** **Development of rad hard on-chip DC/DC. Development of remote DC/DC. Detailed integration study of remote DC/DC on service cylinder.**

## ■ One-stage on-chip /on-module DC/DC:


- Attractive if high conversion factor (6-10) can be obtained

**Any power system will need extensive test and verification**



# Buffer simulations

# 3<sup>rd</sup> generation pixel architecture



- 95% digital (as FEI4)
- Charge digitization (TOT or ADC)
- ~256k pixel channels per chip
- Pixel regions with buffering
- Data compression in End Of Column
- Chip size: >20 x 20 mm<sup>2</sup>

# Buffering requirements

## ■ Data buffering

### A. During trigger latency

- Location: Pixel region
- Size: Hit rate, Trigger latency, PR organization/sharing, Data per hit (TOT/ADC, BX-ID, etc.)
- Buffer type: FIFO
  - FIFO/RAM
  - Latches
- Data buffer with individual counters
  - Registers + latches

### B. To get data out of PR to EOC


- Location: PR region
- Size: Hit \* Trigger rate \* Data, Bandwidth to EOC, Sharing with other PR's
- Buffer type: Small FIFO or back pressure to latency buffer

### C. To assemble and compress all hits related to one event

- FIFO buffer per pixel column to align event fragments
- Buffers for compression/extraction ?.
- Output FIFO



## ■ Acceptable losses:

- Hit loss:
  - Whish: <0.1%
  - Acceptable: <1%, in worst case locations ?.
- Event loss: Never, as implies system de-sync.





# Buffer depth

- Hits random in time: In 25ns BX
- Store hits during latency: 20us or 10us (ATLAS 6us).
- Hit loss: 0.1% would be comfortable
  - 1% could possibly be acceptable in hottest regions. (especially if we really want to have small pixels)
- Buffer depth required per pixel region: Plots and Table
  - Does NOT scale linear !
- Buffer bits required per pixel is the real physical requirement
  - (10bit BX + N x 4 bit TOT/ADC)\* Depth / N
- Conclusions
  - **Base line: 20us, 0.1%, 4 x 4: 16 buffers of 74bits = 1184bits**
  - Accept 1% loss: 2/16 = ~15% size reduction
  - Shorter latency: 10us, 0.1%: 5/16 = ~30% size reduction
  - **10us, 1% loss: 8/16 = ~50% size reduction**
  - 2x2 instead of 4x4: ~25% reduction in number of bits (but not in area)



Required buffer locations (Bits/pixel)				
	20us, 1%	20us, 0.1%	10us, 1%	10us, 0.1%
1x1	4 (56)	5 (70)	3 (42)	4 (56)
2x2	7 (45)	9 (59)	5 (33)	6 (39)
3x3	10 (51)	12 (61)	6 (31)	8 (41)
4x4	14 (65)	<b>16 (74)</b>	8 (37)	11 (51)
5x5	18 (79)	21 (92)	11 (48)	13 (57)



# Physical buffer size: PR 4x4

- 16 words x 74bits = 1184 bits
- 4x4 pixel region:
  - Total area:  $\sim 25\mu\text{m} \times 100\mu\text{m} \times 16 = 40.000\mu\text{m}^2$
  - Digital:  $\sim 1/2 = 20.000\mu\text{m}^2$
- Total memory size (with guessed overhead):
  - Standard RAM:  $1.05 \times 0.5\mu\text{m}^2 \times 1184 = 621\mu\text{m}^2 \times 1.25 = 777\mu\text{m}^2$
  - **Rad tol. RAM:  $1.5 \times 2.6 \mu\text{m}^2 \times 1184 = 4617\mu\text{m}^2 \times 1.25 = 5771\mu\text{m}^2$**
  - Latches:  $1.8 \times 3.8 \mu\text{m}^2 \times 1184 = 8099\mu\text{m}^2 \times 1.5 = 12147\mu\text{m}^2$ 
    - A 16x74 memory with minimum latches has been implemented in 7136  $\mu\text{m}^2$   
(Half size than conservative guess !, comparable to rad hard RAM))  
Thanks to S. Bonacini
- Percentage of digital area used for latency buffer
  - Standard RAM: 4% Not rad hard
  - **Rad tol. RAM: 29% OK, Overhead TBC**
  - Latches: 60% Too large
    - **Mini latches 35% Would be OK, Rad tol ?**

# Physical buffer size: PR 2x2

- 9words x 26bits = 234 bits
- 2x2 pixel region
  - Total area:  $\sim 25\mu\text{m} \times 100\mu\text{m} \times 4 = 10.000\mu\text{m}^2$
  - Digital:  $\sim 1/2 = 5.000\mu\text{m}^2$
- Total memory size (with guessed overhead):
  - Standard RAM:  $1.05 \times 0.5\mu\text{m}^2 \times 234 = 123\mu\text{m}^2 \times 1.25 = 154\mu\text{m}^2$
  - Rad tol. RAM:  $1.5 \times 2.6\mu\text{m}^2 \times 234 = 913\mu\text{m}^2 \times 1.25 = 1140\mu\text{m}^2$
  - Latches:  $1.8 \times 3.8\mu\text{m}^2 \times 234 = 1628\mu\text{m}^2 \times 1.5 = 2400\mu\text{m}^2$
- Percentage of digital area used for latency buffer

■ Standard RAM:	3%	Not rad hard
■ Rad tol. RAM:	23%	Overhead largely underestimated ?
■ Latches:	50%	Could be OK,
■ Mini latches	27%	Looks promising, Rad tol ?

# Physical buffer size: PR 1x1

- 5words x14bits = 70 bits
  - **Impractical small RAM (use latches)**
- 1x1 pixel region
  - Total area:  $\sim 25\mu\text{m} \times 100\mu\text{m} = 2500\mu\text{m}^2$
  - Digital:  $\sim 1/2 = 1250\mu\text{m}^2$
- Total memory size (with guessed overhead):
  - Standard RAM:  $1.05 \times 0.5\mu\text{m}^2 \times 70 = 37\mu\text{m}^2 \times 1.25 = 50\mu\text{m}^2$
  - Rad tol. RAM:  $1.5 \times 2.6\mu\text{m}^2 \times 70 = 273\mu\text{m}^2 \times 1.25 = 340\mu\text{m}^2$
  - Latches:  $1.8 \times 3.8\mu\text{m}^2 \times 70 = 478\mu\text{m}^2 \times 1.5 = 720\mu\text{m}^2$
- Percentage of digital area used for latency buffer
  - Standard RAM: 4% Not rad hard
  - Rad tol. RAM: 27% Overhead largely underestimated
  - Latches: 58% Large !
    - Mini latches  $\sim 35\%$  Could be OK, Rad tol. ?

# Latency and buffer conclusions

- 20us latency buffer, <0.1% loss, seems feasible for a 25um x 100um pixel size
  - 1/2 area assigned to analog front-end.
  - 1/2 area assigned to digital:
    - Buffer shared across pixels in pixel regions
    - **4x4 PR: ~30% of dig. area needed for 16 buffer Rad RAM**
    - 2x2 PR: <50% of dig. area needed for latches
    - 1x1 PR: <60% of dig. area needed for latches
- 10us latency: ~30% memory reduction
- Accept 1% loss: ~15% memory reduction
- 10us, <1% loss: ~50% memory reduction.
- Based on conservative assumptions (inner layer):
  - Track/particle rate: 500MHz/cm<sup>2</sup>
  - Cluster size: ~4 (middle barrel)
- What if Cluster size ~2x (~4GHz/cm<sup>2</sup>):
  - Loss < 1%, Acceptable for small high rate regions

Details of rad hard RAM/latch to be confirmed:

- Area overhead for small memories
- Radiation tolerance to 1Grad.