V INFIERI WORKSHOP AT CERN • 27/29 APRIL 2015

L1 TRACK FINDING FOR A TIME MULTIPLEXED TRIGGER

Davide Cieri^{ab*}, K. Harder^a, C. Shepherd^a, I. Tomalin^a, M. Grimes^b, D. Newbold^{ab}, I. Reid^c, P. Vichoudis^d, G. Iles^e, G. Hall^e, T. James^e, M. Pesaresi^e, A. Rose^e, A. Tapper^e, K. Uchida^e

^aRutherford Appleton Laboratory, ^bUniversity of Bristol, ^cBrunel University, ^dCERN, ^eImperial College London

*Supported by the EU FP7-PEOPLE-2012-ITN project nr 317446, INFIERI, "Intelligent Fast Interconnected and Efficient Devices for Frontier Exploitation in Research and Industry'"



Science & Technology Facilities Council Rutherford Appleton Laboratory



INTRODUCTION

- THE TIME MULTIPLEXED TRIGGER
- SYSTEM ARCHITECTURE
- TRACK FINDING USING HOUGH TRANSFORM
- SOFTWARE SIMULATION
- HARDWARE IMPLEMENTATION
- DEMONSTRATOR
- THE FUTURE

THE TIME MULTIPLEXED TRIGGER

- HL-LHC will run up to an integrated luminosity of 3000 fb⁻¹
- To constrain trigger rate CMS will need to use also tracker informations for L1 trigger purpose
- · CMS will have a complete new tracker for the Phase II upgrade
- New tracker will adopt double sensors module (PS & 2S modules)
- A correlation between hits in a two sensors consistent with high pT track will be called a stub
- Tracks under a certain threshold can be then rejected



THE TIME MULTIPLEXED TRIGGER

- Similar concept used in the HLT
- All data from one event flow to a single processing node
- Requires two layers with passive switching network between them (Pre-processors & Main processors)



L1 TRACK FINDING FOR A TIME MULTIPLEXED TRIGGER

TMT ARCHITECTURE

 Conceptual architecture defined using current hardware (Imperial MP7)



- µTCA card designed for CMS upgrade L1 calorimeter trigger
- FPGA Virtex-7
- 72 I/O optical links (12 Gbps)
- Total bandwidth > 0.9 Tbps

TMT ARCHITECTURE: DETECTOR MAPPING



ONE TRIGGER REGION

 \sim 40 unshared PPs, \sim 15 shared PPs (sending data to two MPs in different η regions) Stream data into each MP over 24 BX ➤ 24 MPs required

1.8

1.6

1.4

1.2

z [mm]

ALGORITHM OVERVIEW



- To build track candidates we proposed an approached based on the Hough Transform
- HT sorts stubs into candidates before selection and final track fitting





HT PARAMETERS

Stub Parameter from detector
 Φ, r; (better resolution)

→ Stub coordinate transformation • Estimating production angle β, using angle of locally straight line β=φ_{stub} - Δφ

Track Parameters in HT m=0.006/p_T; c= β Valid for p_T > 2 GeV/c

$$\phi(r) = \pm \frac{cB}{2p_t}r + \beta$$



لي 1000-

500

-500

-1000



IMPLEMENTATION

- Each trigger region subdivided in 64 0.2 rad β sectors
- Hough Transform applied to each sector
- Bin stub in (m, c) space
- Arrays are filled following a β ordering
 - · Currently evaluating alternative sorting (Φ , mixed Φ - β)



A typical filled array for one slice in β has

- ~ 120 stubs, each giving multiple entries
- 90% occupied cells
- 3 entries on average per cells
 How can we find our tracks?

BACKGROUND SOURCES

- Real tracks from PU events and secondary vertices ("secondary tracks") → irreducible
- Random stub combinations, not lines in r-z projection -> remove in filter
- · Currently we apply two main stage of filtering, using R and η coordinates
- Correlation of PU tracks with high-p_T tracks → remove in fitter



We require at least one hit in 5+ different layers/disks



TRACK FINDING: PILE-UP



- At the High Luminosity LHC we will need to be able to work with an average of 140 pile-up events per bunch-crossing
- The algorithm has been tested using samples with different pile-up content
- Crucial parameters are n. filtered cells, fake rate and tracking efficiency

L1 TRACK FINDING FOR A TIME MULTIPLEXED TRIGGER

TRACK FINDING: #FILTERED CELLS Signal candidates Secondary cand Duplicates Fakes

Average cells content in a TTbar PU140

event



TRACK FINDING: #FILTERED CELLS VS. PU



TRACK FINDING: EFFICIENCY



Known issues exist with endcap-barrel region and with φ boundaries

- Improved filtering could compensate this loss
- φ boundaries issue due to a coarse beta segment size definition (not submultiple of π)

ALGORITHM EFFICIENCY

TOTAL EFFICIENCY

 $\varepsilon_{\rm algo} = \frac{\text{"stable" signal tracks found by HT}}{\text{generated "stable" signal tracks passing filtering}} \varepsilon$

 $\varepsilon_{\text{tot}} = \frac{\text{"stable" signal tracks found by HT}}{\text{total generated "stable" signal tracks}}$

* Charged particles that can pass through the whole tracker before decaying are considered "**stable**" (K, p, e, μ , π)

TRACK FINDING: EFFICIENCY VS. PILE-UP



davide.cieri@bristol.ac.uk

FIERI WORKSHOP AT CERN • 28-29 APRIL

Algorithm not strongly

Low electrons efficiency

May be a possibility to

recover this by special

binning for very high pt

affected by PU

mainly due to

stubs

Bremsstrahlung

IMPLEMENTATION: DATA FLOW OPTIMISATION



Other optimisations are currently under investigation

ARRAY IMPLEMENTATION



ARRAY CONCEPT:

- eastbound traffic: the stubs move towards east
- two entry points: west and north (sorting mechanisms)
- cell readout condition: when stub entries with at least 4 (or 5) different r values (corresponding to different detector layers)

CELL IMPLEMENTATION



SYSTOLIC ARRAY FUNCTION

- Stubs enter at N, S and W sides
- Stubs automatically propagate eastwards through the matrix
- Various 'routing methods' under study

IMPLEMENTATION STATUS

- 25x25 array implemented in MP7
- Splitting across multiple FPGAs is straightforward to reach 32x32
 - Intrinsic strength of architecture
 - Future devices likely to be be multi-die

DEMONSTRATOR: SHORT TERM PLAN



Working operation of a single MP (aka one subsegment) will be tested

- Including interface to PP (10~12.5 Gbps protocol block)
- Time-schedule: July 2015 for single board, September for multi-board

More technical details on the demonstrator in Aaron's talk

davide.cieri@bristol.ac.uk

DEMONSTRATOR: LONG TERM PLAN

shared module PPs



Expanded system for track filter/fitter testing

• Emulate a whole trigger segment, planned for late 2015

More technical details on the demonstrator in Aaron's talk

davide.cieri@bristol.ac.uk

THE FUTURE

SIMULATION

- Continue tuning and optimisation of Hough transform algorithm
- Develop r-η track filter algorithm and specify interface to track fitter
- Look further into electron/hadron efficiencies
- Code is currently rewritten to have a more modular structure

IMPLEMENTATION

- Complete 32x32 array demonstrator
- Develop CMSSW emulator for TMT track finder
- ► Three way comparison: CMSSW ↔ VHDL simulation ↔ hardware test

DEMONSTRATION

- Single board testing expected during the Summer
- Full multi-board demonstrator data by September 2015
- Bring in filter and fitter for complete slice test by end of 2015





THANKS!

*The research leading to these results has received funding from the People Programme (Marie Curie Actions) of the European Union's Seventh Framework Programme FP7/2007-2013/ under REA grant agreement n. 317446 INFIERI "Intelligent Fast Interconnected and Efficient Devices for Frontier Exploitation in Research and Industry"



Science & Technology Facilities Council Rutherford Appleton Laboratory

