SAMPA: MPW1 test results their impact on the MPW2


Hugo Hernandez Electrical Engineering Department of the Polytechnic School, University of São Paulo, Brazil Institute of Physics, University of Sao Paulo, Brazil

April 1, 2015

SAMPA: MPW1 test results their impact on the MPW2

April 1, 2015 1 / 15

Negative Polarity undershoot




SAMPA: MPW1 test results their impact on the MPW2

April 1, 2015 2 / 15

3 ×

Negative Polarity undershoot: Solution




Neg/Pos Polarity undershoot: Solution 160ns@30mV



view: extracted Input charge=5fC


SAMPA: MPW1 test results their impact on the MPW2




April 1, 2015 5 / 15

Image: A matrix and A matrix

Crosstalk: partial Solution




Crosstalk: partial Solution




- Simulations including more package effects: Mutual inductance
- Reduce the bond-wire length: Chip01 (MPW1) presents long bondwire (\approx 5mm).
- Minimize crosstalk due to IR drop and finite PSRR.
- The GBW of the CSA was increased to reduce the input impedance (from 35Ω to 20Ω).

Chip 01: Power Supply Rejection Ratio (PSRR)

160ns $30mV/fC \Rightarrow RED$ 300ns $4mV/fC \Rightarrow YELLOW$;




Fmin=1kHz Fmax=100MHz




Result: Trasient noise simulation

Supply Voltage Noise	VDD=0 Vrms	VDD=500 uVrms	
300ns 4mV/fC	472 uVrms	528 uVrms	
	736e	823e	
160ns 30mV/fC	1.78 mVrms	3.21 mVrms	
	370e	667e	



Vrms Vs Cd 160ns@30mVfC

RED: with VDD noise YELLOW: without VDD noise



Noise model of the supply voltage

			<u>0</u>			
	U V	VV- 	- -////		<u>c25</u>	
		=20 R			200 R	
				· · · · · · · · · •		
				<u>.</u>		
· · · · · · · · ·						
	DD_in					VDD · · · · ·
					<u> </u>	
			<mark>4</mark> R			<mark>.</mark> R22
				=100.0m		<pre>r=100m</pre>
				= 199.9m	· · · · · · · · · · · · · · · · · · ·	<pre>r=100m</pre>
	EØ		· · · · ≧ '.	= 100.0m		
			: : :	= 100.0m 16	9nd!	C17 c=Cdecap
R23 gnd!		<mark>.</mark>	: : : : < : a7 : ⊂1	= 100.9m 16 := 10u	- gnd!	C17 c=Cdecap
R23 gnd! r=600k			: : : : < : a7 : ⊂1	= 1∞0.0m 16 . .=10u		c=Cdecap
			27	= i∞o.um 16 = 1Øu	· · · · · · · · · · · · · · · · · · ·	C17. c=Cdecap
	EØ eggin:1.Ø. V16 v1=VDD v2=VDD	· · · · · · · · · · · · · · · · · · ·	: : : : < : a7 : ⊂1	но ум 16 = 10 и		C17 c=Cdecap
	E0 egain:1.0. V15 v1=VBD v2=VDD tr=1u		27	i6	9ndi-	C17 c=Cdecap
	E0 eggin:1.0 V15 v1=VBD v2=VDD tr=1u		27	16 ⊨10u		15

Front-end Output noise VS DeCap (per channel)

Configuration:160ns@30mV/fC **view**: extracted **Number of channel**: 16

Сар	Vrms
10pF	3.5mV
100pF	1.95mV
150pF	1.84mV
250pF	1.84mV

from MPW1 to MPW2: what has changed ?

- Front-end: Non-inverter stage (undershoot problem, crosstalk)
- Front-end: CSA (reduce the input impedance)
- Front-end: All NMOS of the front-end was implemented with triple-well (noise isolation).
- ADC: custom cells of the digital part (TSMC cells were validated)
- ADC: asynchronous to synchronous (reduce power of the reference circuits)
- ADC: Capacitor Array (reduce power of the reference circuits)
- ADC: onchip reference buffer
- System: Bandgap, 0.6Vto1.1V circuit