

FRIB PLC Testing & Verification Process

Kelly Davidson
Controls Department Deputy Manager






This material is based upon work supported by the U.S. Department of Energy Office of Science under Cooperative Agreement DE-SC0000661, the State of Michigan and Michigan State University. Michigan State University designs and establishes FRIB as a DOE Office of Science National User Facility in support of the mission of the Office of Nuclear Physics.

FRIB Controls Testing and Verification Process

- Hardware for major procurements tested with Bench Test Acceptance Criterial List (ACL) Testing
- Once PLC installation is complete, we perform several levels of testing
 - Installation tests
 - Interface tests
 - Component/Connection including Interlock Tests
 - Integration/Commissioning Tests include test with beam Controls role is just support
 - Test records are filed with a number and title in our Document Control Center (DCC)
- Installation Test
 - Testing the PLC installation using traveler procedure/checklist system
- Interface Test
 - Test our outputs and inputs at the point of interface to hardware devices
 - Verify hardware devices have expected interface, i.e. Closed/open contact, 4-20 mA, etc
- Component/Connection Test
 - Connect to device hardware and verify I/O interface is working as expected, i.e. On/Off Control, readbacks, interlocks, limit status
 - · Verify channels in control screens work as expected
 - Test Interlocks per Interlock and Alarm Document
- Device Readiness Review (DRR) reviews that testing and documentation completed, as well as safety and operational concerns before final integrated testing is performed






Acceptance Testing Plans Developed for PLC Hardware

- New hardware tested against ACL verification plan
- The Standard Operating Procedure is referenced by ACL plan and details how the ACL inspections are to be carried out
- The results of the tests are recorded in a separate tab of the ACL verification report document


■ The results summary for the lot of modules is entered into the ACL Results section by the verifier and filed into our DCC system





FRIB Controls Installation/Interface Tests

- Installation testing uses online traveler system or spreadsheet
 - Combination of procedure and checklist
 - Tracks user & history







FRIB Controls Component/Connection Tests[1]

- Component/Connection testing is tracked in spreadsheet and filed in DCC
 - Testing verified installation/interface wiring and control connections through control screens
 - Tracked by each hardwired I/O point and filed in Document Control Center

Facility for Rare Isotope Beams

			Rack Termination		Device Termination		Installation Test			Component Test				
l		Controls Rack	Complete	Device Location	Complete	Cable Number	Result	Tested On	Tested By	Result	Tested On	Tested By	Representative	Notes
	4 FE_LEBT:IP_D0912:OK_R5T5	FE-001.03	YES	FE-001.02	YES		PASS	7/20/2017	LH	PASS	5/16/2017	LH	AW	
l	5 FE_LEBT:IP_D0977:OK_RSTS	FE-001.03	YE5	FE-001.02	YE5		PASS	7/20/2017	LH	PASS	5/16/2017	LH	AW	
l	6 FE_MEBT:IP_D1053:OK_RST5	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
Ξ	7 FE_MEBT:IP_D1066:OK_RSTS	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
S	8 FE MEBT:IP_D1070:OK_R5T5	FE-001.03	YES	FE-001.01	YES		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
	9 FE_MEBT:IP_D1092:OK_RST5	FE-001.03	YES	FE-001.01	YES		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	10 FE_MEBT:IP_D1102:OK_RSTS	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	11 FE_MEBT:IP_D1109:OK_RSTS	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	12 FE_MEBT:IP_D1121:OK_RST5	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	13 FE_BTS:IP_D1098:OK_RSTS	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	14 RFQ VAC STATUS TO FE	FE-001.03	YES	FE-007.04	YES		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	15	FE-001.03												
Slot 2	DIGITAL OUTPUT	FE-001.03												
	0 FE_LEBT:NEGP_D0955:ON_RCMD	FE-001.03	YE5	FE-001.02	YE5		PASS			PASS				
l	1 FE_LEBT:NEGP_D0987:ON_RCMD	FE-001.03	YE5	FE-001.02	YE5		PASS			PASS				
l	2 FE_LEBT:TMP_D0833:ON_RCMD	FE-001.03	YE5	FE-001.02	YE5		PASS	8/24/2017	LH	PASS	5/16/2017	LH	AW	
l	3 FE_LEBT:TMP_D0833:SFTS_RCMD	FE-001.03	YE5	FE-001.02	YE5	84F000053	PASS	8/24/2017	LH	PASS	5/16/2017	LH	AW	
l	4 FE_LEBT:IP_D0912:ON_RCMD	FE-001.03	YE5	FE-001.02	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	5 FE_LEBT:IP_D0977:ON_RCMD	FE-001.03	YE5	FE-001.02	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	6 FE_MEBT:IP_D1053:ON_RCMD	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
5	7 FE_MEBT:IP_D1066:ON_RCMD	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
es Se	8 FE_MEBT:IP_D1070:ON_RCMD	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
	9 FE_MEBT:IP_D1092:ON_RCMD	FE-001.03	YES	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	10 FE_MEBT:IP_D1102:ON_RCMD	FE-001.03	YES	FE-001.01	YES		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	11 FE_MEBT:IP_D1109:ON_RCMD	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	12 FE_MEBT:IP_D1121:ON_RCMD	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	13 FE_BTS:IP_D1098:ON_RCMD	FE-001.03	YE5	FE-001.01	YE5		PASS	7/20/2017	LH	PASS	7/24/2017	LH	AW	
l	14 FE VAC STATUS TO RFQ	FE-001.03												
l	15	FE-001.03												
Slot 3	DIGITAL INPUT	FE-001.03												
	0 FE_SCS1:PG_D0707:OK_RSTS_VP	FE-001.03	YES	FE-001.02	YES		PASS	3/9/2017	LH	PASS	3/20/2017	LH	PG	
l	1 FE_5C51:RPG_D0707:OK_RST5_VP	FE-001.03	YE5	FE-001.02	YE5		PASS	3/9/2017	LH	PASS	3/20/2017	LH	PG	
l	2 FE_5C51:CCG_D0707:OK_RST5_VP	FE-001.03	YE5	FE-001.02	YE5		PASS	3/9/2017	LH	PASS	3/17/2017	LH	PG	
l	3 FE_LEBT:CCG_D0795:OK_R5T5_VP		YE5	FE-001.02	YE5	84F000002	PASS	3/9/2017	LH					
l	4 FE_5C51:RPG_D0717:OK_R5T5_VP	FE-001.03	YE5	FE-001.02	YE5		PASS	3/9/2017	LH	PASS	3/20/2017	LH	PG	
I	5 FE_5C52:RPG_D0701:OK_R5T5_VP	FE-001.03	YE5	FE-001.02	YES		PASS	3/9/2017	LH					
l	6 FE_SC51:CCG_D0717:OK_R5T5_VP	FE-001.03	YE5	FE-001.02	YE5		PASS	3/9/2017						
5	7 FE_SC52:CCG_D0701:OK_R5T5_VP		YE5	FE-001.02	YE5	84F000003	PASS	3/9/2017						
SS .	8 FE_5C51:PG_D0739:OK_R5T5_VP	FE-001.03	YE5	FE-001.02	YE5		PASS	3/9/2017	LH	PASS	3/20/2017	LH	PG	
l	9 FE_5C51:RPG_D0739:OK_RST5_VP	FE-001.03	YE5	FE-001.02	YE5		PASS	3/9/2017	LH	PASS	3/20/2017	LH	PG	
l	10 FE_SC51:CCG_D0739:OK_R5T5_VP	FE-001.03	YE5	FE-001.02	YE5		PASS	3/9/2017	LH	PASS	3/17/2017	LH	PG	
ı	11 FE_LEBT:CCG_D0814:OK_RST5_VP	FE-001.03	YE5	FE-001.02	YE5	84F000004	PASS	3/9/2017	LH					



Front End Controls Installation and Interlock Test Records

FRIB-T30506-RC-002608-R001 Page 7 of 38

Issued Draft 26 July 2017

FRIB Controls Component/Connection Tests[2]

- Checklists for component/connection test filed in DCC
 - Alarms and Interlocks documented and signed off in DCC
 - Interlocks tested per area's Alarm and Interlocks document and results filed in Document Control Center

Facility for Rare Isotope Beams FRIB Front End Alarms and Interlocks FRIB-T30506-TD-001036-R002 Page 5 of 18 Issued 14 April 2017

- "Not Okay" (>2x10-5 Torr)

Table 4: High Voltage Power Supply Interlocks

Interlocked Device Channel	Interlocked Device	Interlocked State	Interlocked By	Device Description	Signal/Limit	Delay	Notes	
		0 – "OFF"	FE_PS:LT_N0001:ON_RCMD	Power Supply Warning Light	0 - "Not On"	None		
	Acceleration Column Electrode Enable		FE_SCS1:VAC_D0739:BYP_RCMD	Charge Selection Vacuump Pumpdown Bypass	1 - "Bypass ON"	None		
EE IODOL-DOEL DOCOD-EN DOME			FE_SCS1:CCG_D0707:OK_RSTS_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	1 s	See Note 1	
FE_ISRC1:PSEL_D0698:EN_RCMD			FE_SCS1:CCG_D0739:OK_RSTS_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	1 s	See Note 1	
			FE_ISRC1:IG_D0679:OK_RSTS_VP1	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	1 s	Con Note 1	
			FE_ISRC1:IG_D0687:OK_RSTS_VP1	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	1 s	See Note 1	
EE DOCOT-DOMC NOTOT-EN DOMD	Diagnostic Device Bias Power Supply Enable	0 – "OFF"	FE_SCS1:CCG_D0707:OK_RSTS_VP	Cold Cathode Gauge Digital Setpoint	0 – "Not Okay" (>10-5 Torr)	1 s See Note 1		
FE_PSC01:PSMC_N0101:EN_RCMD			FE_SCS1:CCG_D0739:OK_RSTS_VP	Cold Cathode Gauge Digital Setpoint	0 – "Not Okay" (>10-5 Torr)	1 s	See Note 1	
FE_PSC01:PSMC_N0102:EN_RCMD			FE_LEBT:CCG_D0783:OK_RSTS_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	1 s	See Note 1	
FE_F3C01.F3IVIC_IN0102.EIN_RCIVID			FE_LEBT:CCG_D0808:OK_RSTS_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	1 s	See Note 1	
EE CCC1-OET DO720			FE_PS:LT_N0001:ON_RCMD	Power Supply Warning Light	0 - "Not On"	None		
FE_SCS1:QET_D0730			FE_SCS1:VAC_D0739:BYP_RCMD	Charge Selection Vacuump Pumpdown Bypass	1 - "Bypass ON"	None		
FE_SCS1:PSQ1_D0726:EN_RCMD								
FE_SCS1:PSQ2_D0726:EN_RCMD	E-Quad Triplet Power	0 – "OFF"	FE_SCS1:CCG_D0707:OK_RSTS_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10-5 Torr)	1 s		
FE_SCS1:PSQ1_D0730:EN_RCMD	Supplies Enable						See Note 1	

FE_5C51:CCG_D0739:OK_R5T5_VP

Facility for Rare Isotope Beams FRIB Front End Alarms and Interlocks FRIR.T30506-TD-001036-R002 Issued 14 April 2017 Reviewed by X GLIORAG SHEN Reviewed by

FRIB-T30506-RC-002608-R001 Page 27 of 38

Issued Draft 26 July 2017

FE_SCS1:PSC FE_SCS1:PSC FE_SCS1:PSC

FE_SCS1:QET FE_SCS1:PSC FE SCS1:PSC FE SCS1:PSC FE_SCS1:PSC FE SCS1:PSC FE_SCS1:PSC

FE_SCS1:PSQ2_D0730:EN_RCMD

FE_5C51:PSQ1_D0733:EN_RCMD

Facility for Rare Isotope Beams Front End Controls Installation and Interlock Test Records

.	Interlocked Device Channel	Interlocked Device	Interlocked State	Interlocked By	Device Description	SignaVLimit	Delay	Notes	Test Results	Tested By	Date Tested
FE_	FE_ISRC1:PSEL_D0698:EN_RCMD	Acceleration Column Electrode Enable	0 = "OFF"	FE_P5:LT_N0001:ON_RCMD	Upper FE Power Supply Warning Light	0 - "Not On"	None		PASS	LH	
				FE_SCS1:VAC_D0739:BYP_RCMD	Charge Selection Vacuump Pumpdown Bypass	1 - "Bypass ON"	None		PASS	LH	$\overline{}$
				FE_SCS1:CCG_D0707:OK_RSTS_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 - Torr)	15	See Note 1	PASS	LH	
				FE_SC51:CCG_D0739:OK_R5T5_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	15	See Note 1	PASS	LH	
				FE_ISRC1:IG_D0679:OK_RSTS_VP1	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	15	See Note 1	PASS	LH	
				FE_ISRC1:IG_D0687:OK_RSTS_VP1	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	15	See Hote 1	PASS	Ħ	
	FE_P5C01:P5MC_N0101:EN_RCMD	Diagnostic Device Bias Power Supply Enable	0 – "OFF"	FE_SCS1:CCG_D0707:OK_RSTS_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>10-5 Torr)	15	See Note 1	PASS	LH	
				FE_SC51:CCG_D0739:OK_R5T5_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>10-5 Torr)	15	Dee Note 1	PASS	LH	
	E_P5C01:P5MC_N0102:EN_RCMD			FE_LEBT:CCG_D0783:OK_R5T5_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	15	See Note 1	PASS	LH	
ľ	TE_FOCOT.FONIO_NOTICE.EN_NONID			FE_LEBT:CCG_D0808:OK_R5T5_VP	Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10 ⁻⁵ Torr)	15	oce note i	PASS	LH	i I
	FE SCS1:QET D0730			FE_PS:LT_N0001:ON_RCMD	Upper FE Power Supply Warning Light	0 - "Not On"	None		PASS	LH	\Box
	FE_3031.QET_00730			FE_5C51:VAC_D0739:BYP_RCMD	Charge Selection Vacuump Pumpdown Bypass	1 - "Bypass ON"	None		PASS	LH	\Box
	FE_SCS1:PSQ1_D0726:EN_RCMD				Cold Cathode Gauge Digital Setpoint	0 - "Not Okay" (>2x10-5 Torr)	15		PASS	LH	\Box
	FE_5C51:P5Q2_D0726:EN_RCMD	E Guad Trialet Bauer Supplier Eachte	0 - "OFF"	FE_SC51:CCG_D0707:OK_R5T5_VP					PASS	LH	\Box
	FE_SCS1:PSQ1_D0730:EN_RCMD	E-Quad Triplet Power Supplies Enable	0011-						PASS	LH	

Cold Cathode Gauge Digital Setpoint

FRIB Facility for Rare Isotope Beams U.S. Department of Energy Office of Science Michigan State University

Summary

- Testing completed at each level ensures quality installation and reduces engineers time troubleshooting at the final level
- Beamline performs as intended on first commissioning/integration tests
 - reducing calls for support

Backup Slides



Quality Assurance - Acceptance Testing Plans Developed for PLC Hardware

- Acceptance and SOP Test documents developed for PLC components and Interface Modules (IFMs),
 - Allen Bradley Hardware ACL Plan (T31207-VP-000354)
 - FRIB Allen Bradley Hardware Acceptance Standard Operating Procedure (T31207-PR-000322)
 - Programmable Logic Controller (PLC) Interface Modules Acceptance Criteria Listing (ACL) Plan (T313207-VP-000378)
 - Interface Module Acceptance Standard Operating Procedure (T3107-PR-000338)
- Acceptance testing is performed once parts are received and documented in a verification report (VR)

VERIFICATION PLAN and TESTING REQUIREMENTS										
ITEM NO.	REQ ID or DCC doc #	DESCRIPTION OF TEST TO BE CONDUCTED, VERIFIED WITNESSED	or METH		VERIFYING ENTITY					
1	[1] frib-ctrl_5.4-1	CHASSIS(BACKPLANE): Verify quantity for applicable P/Ns; 1750 A10, 1756-A7	VISU	J A L	(FRIB) LLC					
1a	N/A	Visual inspection for shipping damage	VISU	J A L	(FRIB) LLC					
1b	T31207-PR-000322-R001	Bench test 5% of components received	TEST E	BENCH	(FRIB) LLC					
2	[1] frib-ctrl_5.4-1	POWER SUPPLIES: Verify quantity for applicable P/Ns; 1756-PA7 1734-EP24DC, 1606-XLE240EN	2, VISU	J A L	(FRIB) LLC					
2a	N/A	VISU	J A L	(FRIB) LLC						
	2a N/A Visual inspection for shipping damage VISUAL (FRIB) LLC VERIFICATION PLAN and TESTING REQUIREMENTS									
ITEM NO.	REQ ID or DCC doc #	DESCRIPTION OF TEST TO BE CONDUCTED, VERIFIED or WITNESSED	METHOD TOOL	or	VERIFYING ENTITY					
1		Analog Input, PLC Interface Module								
1a	N/A	Assign serial number if not previously assigned	VISUAL	_	(FRIB) LLC					
1b	N/A	Check integrity of the assembly for damage and that all components are mounted securely.	VISUAL		(FRIB) LLC					
1c	T31207-PR-000338-R001	Bench Test 100% of components received	TEST BEN	CH	(FRIB) LLC					
2		Analog Output, PLC Interface Module								
2a	N/A			_	(FRIB) LLC					
2b		Check integrity of the assembly for damage and that all components are mounted securely.	VISUAL		(FRIB) LLC					
2c	T31207-PR-000338-R001	Bench Test 100% of components received	TEST BEN	CH	(FRIB) LLC					

