



# Electronics, Trigger and Data Acquisition

Summer Student Programme 2015, CERN

Part 3

W.Vandelli CERN/PH-ADT  
Wainer.Vandelli@cern.ch




# Event Building

# Event Building: network perspective


→ Event Building: collection and formatting of all the data elements of an event into a single unit

- normally last step before high-level trigger or storage
- can be implemented on buses, can use custom interconnects, can be based on (Ethernet) **network**

→ Network-based EB is choice of all LHC experiments and a case study for networking in DAQ




# Network switch: crossbar




- ➔ Each input port can potentially be connected to each output port
- ➔ At any given time, only one input port can be connected to a given output port
- ➔ Different output ports can be reached concurrently by different input ports

# Network switch: crossbar





→ Ideal situation → all inputs send data to different outputs



No interference (Congestion)

All input ports send data concurrently

# Crossbar switch: event building



- EB workload implies converging data flow
  - all inputs want to send to same destination at the same time
- “Head of line blocking”
  - congestion

# Congestion




→ Well know phenomena ..

- in Geneva and other cities

→ Differently from road traffic, Ethernet HW is allow to “drop” packets

- Higher level protocols have to take care of re-sending
- Possibly important performance impacts

# Queuing



➔ Adding input and output FIFO dramatically improve the EB pattern handling

➔ EB workload anyway problematic

- FIFO size is limited, variable data size
- limited internal switching speed

Traffic shaping  
or  
Network over-sizing





# LHC experiments

# Multi-level trigger systems

→ Sometime impossible to take a proper decision in a single place


- too long decision time
- too far
- too many inputs

→ Distribute the decision burden in a hierarchical structure

• usually  $\tau_{N+1} \gg \tau_N, f_{N+1} \ll f_N$


→ At the DAQ level, proper buffering must be provided for every trigger level

- absorb latency
- de-randomize





# LHC DAQ phase-space




# Trigger & DAQ Challenges at the LHC

→ LHC experiments have  $O(10^7)$  channels operating at 40 MHz (25 ns) → **40 TB/s**

→ In addition, interesting phenomena are **extremely rare**


$$\sigma_H / \sigma_{Tot} \sim O(10^{-13})$$




→ Events are complex

- significant number of overlapping collisions (pile-up  $\mu$ )

→ Experiments are large ( $O(10\text{ m})$ )




Multi-level trigger system and ...



# LHC L1 Trigger and FE electronics

→ Particle time of flight  $\gg 25$  ns


→ Cable delays  $\gg 25$  ns





Dedicated synchronization, timing and signal distribution facilities

→ Typical L1 decision latency is  $O(\mu\text{s})$

- dominated by signal propagation in cables




Digital/analog custom front-end pipelines store information during L1 trigger decision



# LHC: After L1?


→ Custom hardware L1 trigger and front-end electronics followed by network-based **High-Level Trigger** farm(s)

- commercially available HW organized in a farm
  - events are independent







→ Connection between custom section and the network-based one achieved via dedicated HW and point-to-point connectivity

- electrical or optical, standard or custom



# Read-out links at the LHC (in Run 1)

				<b>Flow Control</b>
	SLINK	Optical: 160 MB/s Receiver card interfaces to PC.	$\approx 1600$ Links	Yes
	SLINK 64	LVDS: 400 MB/s (max. 15m) (FE on average: 200 MB/s to readout buffer) Receiver card interfaces to commercial NIC (Network Interface Card)	$\approx 500$ links	yes
	DDL	Optical 200 MB/s Half duplex: Controls FE (commands, Pedestals, Calibration data) Receiver card interfaces to PC	$\approx 500$ links	yes
	TELL-1 & GbE Link	Copper quad GbE Link Protocol: IPv4 (direct connection to GbE switch) Forms "Multi Event Fragments" Implements readout buffer	$\approx 400$ links	no



# ATLAS HLT Farm









# ALICE





# ATLAS

- custom hardware
- PC
- network switch




# CMS





# LHCb





# Long Shutdown 1: TDAQ Perspective



➔ LHC data-acquisition system backbones installed ~2007


- during Run 1 → stability, efficiency, performance reach and optimization

➔ LS1 was occasion to

- upgrade core systems and review architectures
- introduce new technologies, retire obsolete ones
- follow changes on the detector side
- prepare for challenges of Run2 (and Run3)



# Long Shutdown 1: TDAQ Perspective



➔ LHC data-acquisition system backbones installed ~2007

- during Run 1 → stability, efficiency, performance reach and optimization



➔ LS1 was occasion to

- upgrade core systems and review architectures
- introduce new technologies, retire obsolete ones
- follow changes on the detector side
- prepare for challenges of Run2 (and Run3)


# Run 2: Challenges

## → Increased pile-up

- larger data size → bandwidth and storage
- more complex events → increased computing needs, trigger efficiency and rejection power




# (Some) Run 2 updates



➔ Merge L2 and L3 into a single HLT farm

- preserve Region of Interest, but diluted the farm separation and fragmentation
- increased flexibly, computing power efficiency



➔ No architectural changes, but

- all network technologies replaced
  - Myrinet → Ethernet
  - Ethernet → Infiniband
- file-based event distribution in the farm
  - achieve full decoupling between DAQ and HLT







# Looking forward to LS2 and beyond

DAQ@LHC Workshop

On the long term, all experiments looking forward to significant increase in L1 trigger rate and bandwidth. ALICE and LHCb will pioneer this path during LS2

→ First level trigger for Pb-Pb interactions **500 Hz → 50 kHz**

→ 22 MB/event

- **1 TB/s readout → 500 PB/month**

→ Data volume reduction

- on-line full reconstruction
- discard raw-data

→ Combined DAQ/HLT/offline farm

- COTS, FPGA and GPGPU

→ **1 MHz → 40 MHz** readout and event building → trigger-less

- trigger support for staged computing power deployment

→ 100 kB/event

- on-detector zero suppression → rad-hard FPGA
- 4 TB/s event-building





# Almost The End



# What I did not talk about ...

## → Many many topics

- Run Control → Steering the DAQ, Finite State Machine
- Configuration → Storing, distributing and archiving SW, HW and trigger configuration
- Monitoring → The quality of the data, the state of the detector, the functionality of the DAQ

→ Your chance of hearing about these and much more and learn through practice ...



# ISOTDAQ 2016

→ Sixth edition of the **International School of Trigger and Data Acquisition** will be held in February 2016 and hosted by Weizmann Institute

Home 2010 2011 2012 2013 2014 2015

[the international school of trigger and data acquisition]

**Important links**

- ISOTDAQ 2010
- ISOTDAQ 2011
- ISOTDAQ 2012
- ISOTDAQ 2013
- ISOTDAQ 2014

**About the School**

This is a 7 days school on Trigger and Data Acquisition systems. The school is to be held in English with a maximum of 50 students and it contains 50% lectures and 50% laboratory exercises. The target audience is the engineering (EE, CmpE, IT) and physics (accelerator, particle, medical) MS and PHD students with a professional interest in trigger and data acquisition. The basics of DAQ programming concepts (e.g. threaded programming, data storage, networking, IO programming) Hardware bus systems (VMEbus, PCI) Trigger logic and Hardware (NIM), PC based readout systems and trigger design will be covered together with reviews of modern TDAQ systems from LHC and fixed target experiments.

This School is an extraordinary joint effort between different people, institutes and industry. Each stakeholder contributes to the success of ISOTDAQ through its expertise, know-how, financial support and, last but not least, a contagious enthusiasm!

**Goals**

- Introduce the basics of Trigger and Data acquisition by covering:
  - Trigger hardware and software
  - Data acquisition hardware and software
  - Data transfer technologies
  - Show the TDAQ examples from simple and large experiments
- Expose the participants to a maximum variety of topics,
- Accompany the lectures by hands on training sessions.

**News and Announcements**

- ★ ISOTDAQ 2014 is over and was a big success.
- ★ A permanent lab at CERN is being setup.
- ★ ISOTDAQ 2015 plans have started.

**ISOTDAQ in the press**

- ★ Hungarian Press
- ★ [CERN Bulletin 08-2013](#)
- ★ [CERN Technology Transfer \(see page 47\)](#)
- ★ [CERN Bulletin 08-2012](#)
- ★ [CERN Bulletin 04 -2011](#)
- ★ [Industry connection](#)
- ★ [INFN connection](#)
- ★ [CERN connection](#)
- ★ [ACEOLE-Marie Curie Training Program connection](#)
- ★ [TAEK connection \(in Turkish\)](#)

**Contact**

Click to email: [contact](#)

Watch this space

<http://isotdaq.web.cern.ch/isotdaq/isotdaq/Home.html>



The End

W.Vandelli CERN/PH-ADT  
Wainer.Vandelli@cern.ch



# References

→ Lectures and papers from H. Spieler

- <http://www-physics.lbl.gov/~spieler/>

→ Lecture at ISOTDAQ schools

- <http://isotdaq.web.cern.ch/isotdaq/isotdaq/Home.html>

→ Of course, previous Summer Student courses

- <http://indico.cern.ch/scripts/SSLPdisplay.py?stdate=2011-07-04&nbweeks=7>

→ DAQ@LHC Workshop

- <http://indico.cern.ch/scripts/SSLPdisplay.py?stdate=2011-07-04&nbweeks=7>

**W.Vandelli CERN/PH-ADT**  
**Wainer.Vandelli@cern.ch**