



Contribution ID: 2

Type: **Poster presentation**

A DAQ Prototype for the ATLAS small-strip Thin Gap Chamber Phase-I Trigger Upgrade

Friday, June 10, 2016 10:30 AM (1h 35m)

ATLAS is one of four experiments that is located at the Large Hadron Collider (LHC) now being constructed at CERN, Geneva, Switzerland. The ATLAS detector accepts the events from the proton-proton collision at a rate of 40 MHz. The Tracks containing events of interest are selected via a series of trigger decisions. However, the low energy protons, generated in the magnet materials between the small wheel (SW) and the end-cap muon detector (EM), hits the end-cap trigger chambers, thus producing fake triggers. As the already existing Muon Trigger is not capable of determining the direction of the muon before the magnetic field, muon not emerging from the Interaction Point (IP) can be misidentified as primary trigger candidates. In order to cope with these problems, the ATLAS detector will be upgraded in 2018. we will present a DAQ prototype designed for the ATLAS small-strip Thin Gap Chamber (sTGC) Phase-I trigger upgrade. The prototype includes two VMM chips developed to read out the signals of the sTGC, a Xilinx Kintex-7 FPGA used for the VMM2 configuration and the events storage, and a Gigabit Ethernet Transceiver (GET) working at the physical layer. The VMM2 chip is composed of 64 linear front-end channels. Each channel integrates a Charge Sensitive Amplifier (CSA), a shaper, a stable band-gap referenced baseline, several ADCs and other functions. For large data transmission, a large data transfer rate is needed. The test result shows that the transfer rate of the GET can reach up to 900Mb/s without missing code. In order to test the performance of the developing sTGC detector in the future, an event identity is added behind each event, which is implemented via a counter. The GUI panel mainly achieves several functions: the global reset and parameter set, the VMM configuration, VMM data acquisition and some Test modes.

Primary authors: Prof. LI, Feng (Univ. of Science & Technology of China(USTC)); Prof. JIN, Ge (Univ. of Science & Technology of China(USTC)); Mr YANG, Hang (Univ. of Science & Technology of China(USTC)); Mr LU, Houbing (Univ. of Science & Technology of China(USTC)); HU, Kun (University of Science and Technology of China); Prof. HAN, Liang (Univ. of Science & Technology of China(USTC)); Ms GENG, Tianru (Univ. of Science & Technology of China(USTC)); Ms WANG, Xinxin (Univ. of Science & Technology of China(USTC)); Mr WANG, Xu (Univ. of Science & Technology of China(USTC))

Presenter: Mr WANG, Xu (Univ. of Science & Technology of China(USTC))

Session Classification: Poster Session 2

Track Classification: Data Acquisition