



# The ultralight DEPFET Pixel Detector of the Belle II Experiment

Florian Lütticke

On behalf of the DEPFET Collaboration





- Super flavor factory: Physics Motivation
- SuperKEKB and Belle II
- DEPFET pixel detector system
  - Module design
  - Latest results



# B-Factory detectors – a huge success

- Measurement of CKM matrix elements and angles of unitary triangle
- Observation of direct CP Violation in B decays
- Measurement of rare decays
- $b \rightarrow s$  transitions: probe for new sources of CPV and constraints from the  $b \rightarrow s\gamma$  branching fraction
- Forward-backward asymmetry ( $A_{fb}$ ) in  $b \rightarrow sll$  as tool for search for physics beyond SM
- Observation of D mixing
- Searches for rare  $\tau$  decays
- Observation of new hadrons

Measure CKM elements as precisely as possible  
Over constrain unitarity triangle  
Look for deviations from SM



→ Need 50 ab<sup>-1</sup>




- Asymmetric energy (4 GeV, 7 GeV)  $e^+e^-$  collider at the  $E_{\text{cm}}=m(Y(4S))$  to be realized by upgrading the existing KEKB machine
- Final luminosity  $8 \cdot 10^{35} \text{ cm}^{-2} \text{ s}^{-1}$ , 40 times higher than the existing KEKB Factory
- Luminosity: Beam size reduction (nano beam) and higher current

# What do we measure? – $\mathcal{CP}$ observables

$$e^+ e^- \rightarrow \gamma(4s) \rightarrow B^0 \bar{B}^0 \quad E_{\text{cm}} = 10.58 \text{ GeV}$$

Quantum entangled meson pair:

$$|\Psi\rangle = \frac{1}{\sqrt{2}}(|B^0\rangle|\bar{B}^0\rangle - |\bar{B}^0\rangle|B^0\rangle)$$





$$\Delta z = \beta \gamma c \Delta t \sim 150 \mu\text{m}$$

Precise vertexing essential to measure  $\mathcal{CP}$  violation

Higher luminosity implies

- Higher background
  - **Radiation damage**
  - **Occupancy**
  - Fake hits and pile-up noise in EM Calorimeter
- Higher event rate
  - Higher trigger rate
  - Increased DAQ and computing requirements
- Changes in detector
  - $\beta\gamma$  reduced by factor of 2  
→ **Improved vertexing needed**





**The combination of resolution, mass and power is a substantial challenge**

## Common vertex detector requirements

- **First layer close to the IP**
- **Low material budget**
- Reduced services
- **Low power dissipation**
- High granularity
- Good spatial resolution
- Fast readout
- Radiation hardness

$$\sigma_{d0} \approx \sqrt{\frac{r_2^2 \sigma_1^2 + r_1^2 \sigma_2^2}{(r_2 - r_1)^2}} \oplus \frac{r}{p \sin^{\frac{3}{2}} \theta} 13.6 MeV \sqrt{\frac{x}{X_0}}$$


$$\sigma_{d0} \approx a \oplus \frac{b}{p \sin^{\frac{3}{2}} \theta}$$

	a ( $\mu\text{m}$ )	b ( $\mu\text{m GeV}$ )
LHC	12	70
STAR	12	19
Belle II	8.5	10
ILC	5	10

a: Governs high momentum  
b: Dominates at low momentum

# Belle II Vertex Detector Requirements

<b>Occupancy</b>	0.4 hits/ $\mu\text{m}^2/\text{s}$
<b>Radiation</b>	2 Mrad/year
	$2 \cdot 10^{12} \text{ 1 MeV } n_{\text{eq}} \text{ per year}$
<b>Frame time</b>	20 $\mu\text{s}$
<b>Momentum range</b>	Low momentum ( $< 1 \text{ GeV}$ )
<b>Acceptance</b>	$17^\circ\text{-}155^\circ$
<b>Material budget</b>	0.2% $X_0$ per layer
<b>Resolution</b>	15 $\mu\text{m}$ ( $50 \times 75 \mu\text{m}^2$ )



- Modest resolution (15  $\mu\text{m}$ ), dominated by multiple scattering → Pixel size (50 x 75  $\mu\text{m}^2$ )
- Lowest possible material budget (0.2%  $X_0$ /layer)
  - Ultra-transparent detectors
  - Lightweight mechanics and minimal services

FET in saturation:  $V_{GS} > V_{th}$  and  $V_{DS} \geq (V_{GS} - V_{th})$

$$I_d = \frac{W}{2L} \mu C_{ox} \left( W_{GS} - \frac{V_{th}}{C_{ox} WL} q_s - V_{th} \right)^2$$

$I_d$ : source-drain current

$C_{ox}$ : sheet capacitance of gate oxide

$W, L$ : Gate width and length

$\mu$ : mobility (p-channel: holes)

$V_{GS}$ : gate voltage




$V_{th}$ : threshold voltage

Transconductance:

$$g_{qn} = \frac{dI_d}{dV_{GS}} = \frac{W}{L^2} \mu C_{ox} \frac{\alpha q}{WL} \left( \frac{V_{GS}}{V_{th}} - 1 \right) \alpha \sqrt{2 \frac{I_d \mu}{L^3 W C_{ox}}}$$


$$g_m = \alpha \sqrt{\frac{W \mu C_{ox} I_d}{WL^2}} \alpha \frac{g_m}{C}$$

Top View




Charge  $q$  in the internal gate induces mirror charge  $\alpha q$  in the channel ( $\alpha < 1$  due to stray capacitance). This mirror charge is compensated by a change of the gate voltage:  $\Delta V = \alpha q / C = \alpha q / (C_{ox} W L)$  which in turn changes the transistor current  $I_d$ .


- Internal amplification,  $g_q \sim 500 \text{ pA/e}^-$
- Small intrinsic noise
- Sensitive off state – no power consumption




- Nondestructive readout
- Charge needs to be cleared
- Clear contact attractive for electrons




Top View




Side View Gate-oxide  $C=C_{\text{ox}}$  W L



Side View – 90° rotated




# DEPFET Readout and Matrix Design



# The DEPFET Ladder

## SwitcherB

Row control




### AMS HVCMOS 180 nm

Size  $3.6 \times 1.5 \text{ mm}^2$


Gate and Clear signal

Fast HV ramp for Clear


Rad. Hard proved (36 Mrad)



**DHP (Data Handling Processor)**  
First data compression



**DCDB (Drain Current Digitizer)  
Analog frontend**



### UMC 180 nm

Size  $5.0 \times 3.2 \text{ mm}^2$

TIA and ADC

Pedestal compensation

20 Gbit/s output data

Rad. Hard proved (20 Mrad)

### TSMC 65 nm

Size  $4.0 \times 3.2 \text{ mm}^2$

Stores raw data and pedestals


Common mode and pedestal correction

Data reduction (zero suppression)


Timing signal generation

1.6 Gbit/s Highspeed link over 15 m cable


Rad. Hard proved (100 Mrad)






- DHH (Data Handling Hybrid)
  - Electrical - optical interface
  - Slow control master (JTAG)
  - Clustering, Slow Pion Rescue
- ONSEN
  - Data buffer
  - Reduction via ROI selection (DATCON, HLT)



- PXD9 small Belle II type matrix
  - Pixel pitch:  $50 \times 55 \mu\text{m}^2$
  - Thinned to  $75 \mu\text{m}$
  - Gate length:  $5 \mu\text{m}$
  - Thin gate oxide
  - $32 \times 64$  pixels readout
  - Sampling time  $128 \text{ ns}$  (80% targeted)
- Final readout chain
  - SwitcherB
  - DCDB
  - DHPT
  - DHPT  $\rightarrow$  DHH




- Drain Current Digitizer (DCD):
  - Uniformity and linearity of ADCs
- Data Handling Processor (DHPT):
  - High speed link settings
  - Steering sequences
  - Signal timing




# Hybrid 5 – Matrix Optimization

- Optimization of DEPFET voltages
  - Laser measurements
  - Source measurements



- Laser focused through microscope
- $\sim 3 \mu\text{m}$  spot size
- Laser moves over matrix – position resolution



# Beam Test Setup

Trigger  
FE-I4

Telescope


Tracking

DEPFET  
PXD 9

$e^-$   
4 GeV


# Hybrid 5 Testbeam Results

- Measured 4 GeV electrons at different incidence angles
- Checked against Geant4 simulation with DEPFET Clusterizer
- $g_q = 740 \pm 20 \text{ pA/e}^-$  measured




# Position Resolution

$0^\circ$  tilt: perp. incidence



$30^\circ$  tilt: many 2 pixel clusters






- Matrix tilted along column: multi-column clusters
- Expectation for single pixel readout:  $\text{RMS} = 50 \mu\text{m}/\sqrt{12} \approx 14.5 \mu\text{m}$


## Belle II Final Module




- 768x250 Pixel
- $50 \times 75 \mu\text{m}^2$  pixel pitch
- 75  $\mu\text{m}$  thickness




# DEPFET Production






# Cooling blocks


PXD cooling & support structure





# Outer Layer

Outer layer at  $R = 22 \text{ mm}$




- Belle II will feature ultra thin DEPFET Pixel sensors
- Small sensors in latest technology characterized and tested with 4GeV electrons at DESY
- First large modules successfully produced
- Full detector to start operation in 2018



# Thank you





# BACKUP




# Belle II

SIDE VIEW







- Each DEPFET pixel is a **p-channel FET** on a completely depleted bulk.
- Recap on MOSFETs (here: n-channel FET):
  - Voltage on gate steers Source Drain Current
  - Gate voltage forms field beneath the gate and changes charge distribution beneath the gate
  - Linear:  $V_{GS} > V_{th}$  and  $V_{DS} < (V_{GS} - V_{th})$
$$I_D = \mu_n C_{ox} \frac{W}{L} \left( (V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right)$$
  - **Saturation:**  $V_{GS} > V_{th}$  and  $V_{DS} \geq (V_{GS} - V_{th})$
$$I_D = \frac{\mu_n C_{ox} W}{2} (V_{GS} - V_{th})^2 (1 + \lambda(V_{DS} - V_{DSsat}))$$
  - Voltage controlled current source with gain
$$g_m = \frac{\partial I_D}{\partial V_{GS}} = \mu_p C_{ox} \frac{W}{L} (V_{GS} - V_{th})$$
- On p-channel FETs:  $V_{GS}$  needs to be negative,  $V_{GS} < V_{th}$  etc.





# Sideways depletion

- Each DEPFET pixel is a p-channel FET on a **completely depleted bulk**.
- Sideways depletion
  - Depletion from front and backside simultaneous.
  - Full depletion needs lower bias voltage than pn structure depletion at same size and has lower detector capacitance.
  - Potential minimum in the sensor. Depth can be adjusted.
  - Electrons drift to potential minimum (fast) and then diffuse to n+ contact.



# DEPFET Charge Collection


- A deep n-implant creates a potential minimum for electrons under the gate (internal gate)
- Charge created in the depleted volume drifts to potential minimum below the DEPFET surface
- Outer Pixel regions: Drift potential pushes electrons to the pixel center
- Internal gate directly below the FET channel collects electrons.
- Readout capacity small



- Signal electrons in the internal gate modulate the transistor current.
- Charge in internal gate is equivalent to gate source potential  $\partial V_{GS} = f \frac{\partial q}{C_{gate}} = f \frac{\partial q}{C_{ox}WL}$
- $I_D = \frac{\mu_p C_{ox} W}{2} \frac{1}{L} \left( f \frac{\partial q}{C_{gate}} + V_{GS} - V_{th} \right)^2$
- **Internal amplification:**  $g_q = \frac{\partial I_D}{\partial q} = \frac{g_m}{C_{gate}} \propto$

$$\sqrt{\frac{I_d}{L^3 W C_{gate}}} \approx 500 \frac{pA}{e^-}$$




- **Current based readout system**
- Source connected to constant potential
- Drain current read
- Baseline current (pedestal) needs to be subtracted.
- Threshold voltage variations change pedestal current





- Voltage based readout possible
- Source follower configuration
- Less sensitive to threshold variations
- $\mu s$  readout time due to line capacitance

# DEPFET charge clear

- Nondestructive readout
- Charge needs to be cleared
- Clear contact attractive for electrons
  - Deep p shields clear contact
  - High voltage needed for clear to punch trough p well
  - Clear gate helps form a channel between internal gate and clear




- „Rolling-Shutter“ readout
  - Activate Gate
  - Read out Drain current
  - Activate Clear: remove charge from int. Gate
  - Gate and Clear inactive: next row
- Final system: 4 rows read out in parallel
- Row only active when read out – still sensitive all the time.**




- Detection and internal amplification
- Small intrinsic noise
- Low power consumption
- Readout electronic out of acceptance region

# The R( $D^*$ ) Problem

- Influenced by  $V_{cb}$
- Can be repeated with more rare decays to check  $V_{ub}$





# Off-module Data Flow






# Thin DEPFET Sensors

Use anisotropic etching on bonded wafers to create a thin, self-supporting sensor

- One material: uniform and small thermal expansion
- The DEPFET thickness is a free adjustable parameter





# PXD6 Prototype Production




- 8 SOI wafers with 50  $\mu\text{m}$  thin sensors (450  $\mu\text{m}$  handle)
- Small test matrices with design variations
- Full size sensors for prototyping

90 steps fabrication process:  
9 Implantations  
19 Lithographies  
2 Poly-layers  
2 Alu-layers  
1 Copper layer  
Back side processing

# How does a DEPFET work?



A charge  $q$  in the internal gate induces a mirror charge  $\alpha q$  in the channel ( $\alpha < 1$  due to stray capacitance). This mirror charge is compensated by a change of the gate voltage:  $\Delta V = \alpha q / C = \alpha q / (C_{ox} W L)$  which in turn changes the transistor current  $I_d$ .



FET in saturation:

$$I_d = \frac{W}{2L} m C_{ox} \frac{\alpha}{\epsilon} V_G + \frac{\partial q_s}{C_{ox} WL} - V_{th}^2$$

$I_d$ : source-drain current

$C_{ox}$ : sheet capacitance of gate oxide

$W, L$ : Gate width and length

$\mu$ : mobility (p-channel: holes)

$V_g$ : gate voltage



$V_{th}$ : threshold voltage

Conversion factor:



$$g_q = \frac{dI_d}{dq_s} = \frac{\alpha \mu}{L^2} \left( V_G + \frac{\alpha q_s}{C_{ox} WL} - V_{th} \right) = \alpha \sqrt{2 \frac{I_d \mu}{L^3 W C_{ox}}}$$

$$g_m = g_q = \alpha \frac{g_m}{WLC_{ox}} = \alpha \frac{g_m}{C}$$


# How does a DEPFET work?



A charge  $q$  in the internal gate induces a mirror charge  $\alpha q$  in the channel ( $\alpha < 1$  due to stray capacitance). This mirror charge is compensated by a change of the gate voltage:  $\Delta V = \alpha q / C = \alpha q / (C_{\text{ox}} W L)$  which in turn changes the transistor current  $I_d$



- Internal amplification  $g_q \sim 500 \text{ pA/e}^-$
- Small intrinsic noise
- Sensitive off-state, no power consumption



- „Rolling-Shutter“ readout
  1. Activate Gate
  2. Read out Drain current
  3. Activate Clear: remove charge from int. Gate
  4. Gate and Clear inactive: next row
- Final system: 4 rows read out in parallel
- **Row only active when read out – still sensitive all the time.**

- Each pixel is a p-channel FET on a completely depleted bulk.
- A deep n-implant creates a potential minimum for electrons under the gate (internal gate)
- Signal electrons in the internal gate modulate the transistor current

$$g_q = \frac{\partial I_d}{\partial q} \propto \left( \frac{I_d}{L^3 W C_{ox}} \right)^{1/2} \sim 500 \mu A/e^-$$

- Detection and internal amplification
- Small intrinsic noise
- Low power consumption

