

Vienna Conference on Instrumentation



The Level 0 Trigger Processor - NA62 Experiment

Dario Soldi - INFN, University of Turin (Italy)



The main purpose of the experiment NA62 at CERN - SPS is to measure the branching ratio of the (ultra) rare decay $\mathbf{K}^+ \to \pi^+ \nu \overline{\nu}$

The expected value, according to the Standard Model, is of the order of 10^{-10} thus requiring a high intensity kaon beam. The intense flux of particles requires a highperformance trigger and data acquisition system. The Level 0 (L0) trigger permits to introduce simply cuts to select particular event types and should be flexible to allow for emerging requirements in later stages of the experiment.

NA62 Trigger Levels:

- > L0: Hardware synchronous level. 10 MHz to 1 MHz. Max latency: 1 ms.
- > L1: Software level. "Single detector". 1 MHz to 100 kHz. Max latency: O(1 s).
- L2: Software level. "Complete information". 100 kHz to O(kHz). Max latency: spill period O(10 s).

LOTP Features:

- Data not sorted in time are sent from detector to LOTP via Ethernet using UDP protocol (primitives) every 6.4 us.
- Primitives form different sources (max 7) are realigned the LOTP
- Primitives are compared with pre-selected masks.

LTU

Triggers

LOTP

> Triggers are sent to the Timing Trigger and Control (TTC) system with fixed latency.





L0 Trigger Processor



1) Clock and logical inputs CLK 40 MHZ: CLK 125 MHZ dual-port Latency calculation, GBE controllers fifos to compensate for the delay Internal Timestamp, Trigger Logic. f the internal clock network signals to LTU sed by the clock output. To 40 MHz minimise jitte 40 MH external clock

3) Alingment



Detector alignment





process(clk40, reset) is if(rising_edge(clk40)) then ERROR_s1 <= (others=>'0'); ERROR_s2 <= (others=>'0'); ERROR_s1 <= ERROR; ERROR_s2 <= ERROR_s1;

2) Ethernet interface



