

14th Vienna Conference on Instrumentation

Wien February 15-19, 2016

Recent Developments in Silicon Detectors

particle

Norbert Wermes
University of Bonn


universität**bonn**

SI **LAB**
Silizium Labor Bonn



Looking back at 4 years of the LHC (25 /fb + 5 /fb)

This is a definitively a **success story** !

interaction /BX





Next: Upgrades to even higher rates/radiation/resolutions



- ... largest is CMS HGC (Forward Calorimeter)
- ... HL-LHC trackers of ATLAS and CMS

780 m² silicon (pads)
 ~200 m² silicon (strips & pixels)




☐ Radiation hardness and rate performance must increase compared to LHC Run I by ...

- phase 0 (2015) $\approx \times 5$
- phase 1 (2018) $\approx \times 5-10$
- phase 2 (>2025) $\approx \times 10-30$

☐ Increased luminosity (@ large area) thus demands ...

- higher hit-rate capability
- increased granularity
- higher radiation tolerance
- lighter detectors
- cheaper price tag !!

$> 10^{16} n_{eq} \text{ cm}^{-2}$
 TID: > 1 Grad



- Silicon detectors under extreme particle rates and radiation
 - Current understandings
 - Strip/pixel developments for large systems


- Non-Hybrid detectors

- 4D developments


Apologies for having to make a selection

Rate and Radiation Levels


STAR




Belle II





ALICE-(HL)-LHC



ILC



ATLAS



CMS

Numbers for innermost layers ($r \approx 5\text{cm}$,) \rightarrow scale by 1/10 for typical strip layers ($r > 25\text{ cm}$)

	STAR	Belle II	ALICE-LHC heavy ion	ILC	LHC pp	HL-LHC-pp	
						Outer	Inner
BX-time (ns)	110	2	20 000	350	25	25	25
Particle Rate (kHz/mm ²)	4	400	10	250	1 000	1 000	10 000
Φ (n _{eq} /cm ²)	few 10 ¹²	3 x 10 ¹²	> 10 ¹³	10 ¹²	2x10 ¹⁵	10 ¹⁵	2x10 ¹⁶
TID (Mrad)*	0.2	20	0.7	0.4	80	50	> 1000

*per (assumed) lifetime
LHC, HL-LHC: 7 years
ILC: 10 years
others: 5 years

in need for

- much less material
- higher resolution
- thinner strips & monolithic pixels

state of the art

- large area strips
- hybrid pixels

- even larger area
- radhard sensors
- higher rates R/O
- R&D of new types

Radiation

- From defect **investigation** -> defect **engineering** (example: oxygen enrichment)
make **VO** happen more likely than **VP**


↑
phosphorus = donor

Recipe

- Readout at n^+ electrodes (**e^- collection**)
- Operate at **high bias** voltages
- Carefully plan the **annealing** scenario
- Provide proper **electrode** design
- Use **p-substrates** (rather than n)


- change in I_{leak}
 - ⇒ increased noise
 - ⇒ increased power
 - ⇒ thermal runaway
 - ⇒ increased cooling
 - ⇒ increased **material**

- change in N_{eff}
 - ⇒ “type inversion”
 - ⇒ “reverse annealing”
 - ⇒ need higher V_{bias}
 - ⇒ op. in partial depletion



- for $\Phi > 10^{15} n_{\text{eq}}/\text{cm}^2 \rightarrow$ charge trapping important: $Q_{\text{tc}} \cong Q_0 \exp(-t_c/\tau_{\text{tr}})$, $1/\tau_{\text{tr}} = \beta\Phi$.
 CCD becomes smaller than detector thickness (low Q) => need **low noise @ high leakage** current

Much progress in understanding radiated Si-sensors




▪ most studies with n-type material

- most defects show linear fluence dependence
- cooling helps to keep I_{leak} and rev. annealing smaller
- N_{eff} changes

Radu et al., J. Appl. Phys. 117, 164503 (2015)
RD50, M. Moll et al., PoS (Vertex 2013) (2013) 026


- classic strip choice: p^+ in n



consequences:

- signal loss
- resolution degradation (Q spreading)

- for HL upgrade: n^+ in p or n^+ in n ($-> p$)




advantages:



- faster charge collection (electrons)
- signal and CCE degradation less & smoother

p – type substrates favoured for strips and pixels

For very high fluences -> thin planar (pixel) sensors




- thin n⁺ in p sensors after high fluences (neutrons)




- 6000 – 7000 e⁻ for 100 - 200 μm sensors @ 300 V – 600 V bias
- hit efficiencies still reasonable at Φ > 10¹⁶


Terzo, Andricek, Macchiolo, Nisius et al, JINST 9 (2014) C05023




3D-Si sensors for the innermost pixel layer(s)



S. Parker, C. Kenney, J. Segal, ICFA Instrum.Bull. 14 (1997) 30-50
 C. Da Via, et al., NIM A49 (2005) 122-125 and NIM A 699 (2013) 18



G.F. Della Betta et al.,
 PoS Vertex2012 (2013) 014





G. Pellegrini et al.,
 NIM A731 (2013) 198-200

- particle path (signal) different from drift path
- high field w/ low voltage


-> radiation tolerance
 -> Q still 50% @ 10^{16} cm^{-2}

- good for inclined tracks
- slightly larger C_{in} (noise)
- ✧ now also in diamond, CdTe





- 3D sensors have been put to reality
- in ATLAS IBL for one year
- Let's see how they performed


see also dedicated talk by Didier Ferrere



after 4.3 fb⁻¹
radiation
 1.3 Mrad
 2.5 10¹³ n_{eq}/cm²




bias voltage
 IBL 3D: 20 V
 IBL planar: 80 V
 B-layer: 250 V




Conclusion: 3D-Si sensors seem suited for inner pixel layer(s) @ HL-LHC

- effort and costs so large that joint approach (cross experiments) is needed -> **RD53** (20 Institutes)
- decide on technology w/ some probability of sustainability -> **65 nm TSMC**







- FE-65 first full-size prototype -> spring 2016
- Deep submicron (250 nm & 130 nm) saved LHC pixel R/O chips
- 65 nm has its **own** – geometry induced – **radiation effects** to deal with
- Requires long and tedious study program ...




RINCE = Radiation Induced Narrow Channel Effects




W = moderate size





W = minimum size




heating  trap release



L = moderate size





L = minimum size




cartoons: F. Faccio, TWEPP2015

Short channel 65 nm PMOS suffer more than NMOS




Transistors' size: $W=1\mu m, L=60nm$
Irradiation conditions:
 $T = 25C$
Bias: $|V_{gs}| = |V_{ds}| = 1.2V$

Transfer characteristic



Some recovery at high T for the most damaged




Relevant degradation at high T for the less damaged

Temperature dependence of I_{ON}

F. Faccio, TWEPP 2015, Proceedings

Large Systems

Typical pre-TDR favourite views ...




- “Large” meaning: 200 - 220 m² strips and 8 - 18 m² pixels

Main points

ATLAS

- affordable cost
- finer segmentation
- simplicity & robustness @ min. material





10x10 cm²
2.5 cm strips
limit of strip geom?



Main points

CMS

- same principle goals plus ...
- p_T module & tracks in trigger @ L1
- new industrial 8" (-> 12") sensors






endcap



barrel

designed for end insertion







process stubs



use CAMs for fast pattern matching




use Time MUX Trigger to process complete event




get (high p_T) tracks seeded by stubs pairs

NEW ... introducing a large scale sensor producer



10 to some 100 wafers / year


1000 - 10 000 / year



many stable up to 1000 V

infineon


A possible VERY large scale producer:
 - Wafer Output: 50.000 per week
 - 8" wafers -> 12" wafers aimed for



T. Bergauer et al., CMS tracker group, Hiroshima Conf. 2015
 J. Hacker, Hiroshima Conference 2015

- Evolution of pixel modules


$\sim 2 \times 5 \text{ cm}^2$




2009: ATLAS Pixel 16-chip module



$\sim 2 \times 4 \text{ cm}^2$




2014: IBL: 2-chip module



QUAD module (2x2 chips)
with ganged and “long” pixels
covering the interchip area



- Switch from parallel to serial powering due to granularity and power increase at HL-LHC
- has better power, material, and cost efficiency
- constant current -> voltages via on-chip Shunt-LDOs
- need **proof that** indiv. module failures, power line ripples, AC coupled data transmission **can be dealt with**

Bao Ta, ... NW et al., NIM A557 (2006) 445-459
L. Gonella, ..., NW, et al. JINST 5 (2010) C12002




QUAD modules (3+3) plus 6 dummies on serially powered double sided stave

Belle II SVD Double Sided Strips (DSSD)





- p⁺ in n⁻ strips
- double sided readout

M. Friedl, T. Bergauer, I. Gfall, C. Irmler, M. Valenta, NIM A628 (2011) 103-106



important features

- light weight 0.58% X₀
- “Origami” ASIC placement (chips from both sides placed on sensor)



□ Non – Hybrid (Semi -) Monolithic

Can one do better than “hybrid”?

Hybrid Pixel Detectors

PROs

- complex signal processing already in pixel cells possible
- zero suppression
- temporary storage of hits during L1 latency
- radiation hard to $>10^{15} n_{eq}/cm^2$
- high rate capability ($\sim MHz/mm^2$)
- spatial resolution $\sim 10 - 15 \mu m$

CONs

- relatively large material budget: $\sim 3\% X_0$ per layer ($1\% X_0$ @ ALICE)
- sensor + chip + flex kapton + passive components
- support, cooling ($-10^\circ C$ operation), services
- resolution could be better
- complex and laborious module production
- bump-bonding / flip-chip
- many production steps
- expensive

hence: (Semi-)Monolithic pixels in part relying on commercial CMOS processes have come in focus (at first outside LHC-pp)


STAR
MAPS
2014
0.16 m²




Belle II
DEPFET
2017
0.014 m²







ALICE upgrade
MAPS
2018
10 m²



ILC
DEPFET
MAPS
SOIPIX
20??






Charge stored in internal gate coupling capacitively into transistor channel, thus modulating the output current I_{drain} .

internal amplification

$$g_q = \alpha \frac{g_m}{W L C_{ox}}; \quad \alpha \lesssim 1$$

features:

- $g_q \sim 700 \text{ pA/e}^-$
- small intrinsic noise
- sensitive off-state, w/o power used





- DEPFET pixel transistors arranged in a matrix
- row wise select -> column wise readout of transistor (drain) currents
- Gate and clear lines need a steering chip
- Long drain readout lines to keep material out of the acceptance region
- 100 ns per row
20 μ s per frame


more in talk by Florian Lütticke (next)

2-layer pixel vertex detector (PXD)

total area
0.014 m²




C. Marinas et al., JINST 10 (2015) 11, C11002
C. Kiesling et al., PoS EPS-HEP2011 (2011) 203




DEPFET sensor

current digitizer chips




data processing chips



switcher chips






L. Andricek, IEEE Trans.Nucl.Sci. 51 (2004) 1117-1120



expected radiation
electrons and
synchr. radiation

< 20 Mrad

testbeam results




from B. Schwenker (Göttingen)

resolution

~ 8-11 μm (50 μm pitch)

~ 13 μm (75 μm pitch)




Monolithic Active Pixel Sensors

B. Dierickx, D. Meynants, G. Scheffer, SPIE 3410:68-76 (1998)
 R. Turchetta, ..., M. Winter et al, NIM A458 (2001) 677-689

- ❑ **MAPS** using CMOS with Q-collection in **epi-layer**: developed for > 10 yrs
 Q by diffusion → recent advances


- ❑ Depleted **DMAPS** (CMOS pixels)
 - using **HR** substrates and **HV** add-ons to create some depletion region
 - CMOS on **SOI**

STAR
+
ALICE




HL - LHC

$$d \sim \sqrt{\rho \cdot V}$$



Data taking since 2014 (Au-Au, p-p, p-Au-collisions)




ladder
with
10 MAPS

356 M pixels
in 2 layers
 $\sim 0.16 \text{ m}^2$


Features

- $20.7 \times 20.7 \mu\text{m}^2$ pixels
- rolling shutter R/O
- signal $\sim 1000 \text{ e}^-$
- $S/N \sim 30$
- $0.39 \% X/X_0$




- $< 90 \text{ krad / year}$
- $< 10^{12} n_{\text{eq}}/\text{cm}^2/\text{year}$

- spatial position precision (alignment) < 25 μm
- hit resolution = 6.2 μm



- DCA resolution = $(10 \oplus 24/p)$ μm



- **unexpected damage** seen (on 15 ladders)
 - current limited latch-up (~ 300 mA)
 - shorts due to **melted metal** parts
 - reproduced **only with Heavy Ions**
 - mitigated by
 - current protection (80 mA)
 - periodic detector reset




SEM after plasma etching: metal layer appears melted

A BIG step ... ALICE ITS -> 2019/20

- 3 Inner Barrel layers (IB)
- 4 Outer Barrel layers (OB)
- **12.5 G pixel**
- R/O 100 kHz (now 1 kHz)
- $|\eta| \leq 1.22$
- 0.3% X_0 (IB), 1% X_0 (OB)
- $\sim 10 \text{ m}^2$
- Radiation Load**
- TID: $\sim 2.7 \text{ Mrad}$
- NIEL: $\sim 1.7 \times 10^{13} \text{ n}_{\text{eq}}/\text{cm}^2$




P. Riedler, QM 2015, Proceedings
L. Musa, TWEPP 2015, Proceedings



J.P. Crooks, ..., R. Turchetta et al. IEEE TNS 2007 & Sensors (2008), ISSN 1424-8820


- ❑ high resistivity ($> 1\text{k}\Omega\text{ cm}$) p-type epi-layer
- ❑ “quadruple” well process \Rightarrow shield Nwells by deep Pwells \Rightarrow full CMOS
- ❑ large portion of signal obtained through drift
- ❑ very small n-well collecting diodes \Rightarrow small C_{in}
- ❑ moderate reverse bias \Rightarrow increased depletion
- ❑ radiation tolerance (TID) to 700 krad
(= $1/1500$ of HL-LHC-pp)

- TowerJazz 180 nm CMOS
- chip $15 \times 30\text{ mm}^2$, $50\text{ }\mu\text{m}$ thin
- pixel pitch $30\text{ }\mu\text{m}$ ($< 5\text{ }\mu\text{m}$ resolution)




ALICE ITS, SEM picture of prototype chip


5x5 cluster signals for different epi-layer thicknesses




3.2 GeV/c electron test beam, pixel size $20\text{ }\mu\text{m} \times 20\text{ }\mu\text{m}$
J. Van Hoorne, PoS (TIPP2014) 125



- “Continuous” asynchronous digital R/O (sparsified)
- MISTRAL alternative (“rolling shutter”)



Now: 1.14 % X_0 → 0.3 % X_0 (inner layers)




- ❑ driven by the **need/hope** for
 - low cost large area detectors ... more pixel layers in trackers commercial
 - less material ... ? less power ... not clear
- ❑ but facing the rate/radiation challenges of the HL-LHC
- ❑ **goal:** some (40 – 80 μm) depletion depth for ...
 - fast charge collection (< 25ns “in-time” efficient)
 - a reasonably large signal ~4000 e-
 - not too large a travel distance to avoid trapping (rad hardness)



$$d \sim \sqrt{\rho \cdot V}$$

❑ need

low resistivity, low voltage



high res. plus (high) voltage



from Tomasz Hemperek

“High” Voltage add-ons


Special processing add-ons (from automotive and power management applications) **increase the voltage handling capability** and create a depletion layer in a well’s pn-junction of o(10-15 μm).

“High” Resistive Wafers

8” hi/mid **resistivity** silicon wafers **accepted/qualified by the foundry**. Create depletion layer due the high resistivity.

Technology features (130-180 nm)

Radiation hard processes with **multiple nested wells**. Foundry must accept some process/DRC changes in order to optimize the design for HEP.



from: www.xfab.com


Backside Processing

Wafer thinning from backside and backside implant to fabricate **a backside contact** after CMOS processing.

ATLAS: (1) Demonstrator Program: active CMOS Pixel plus R/O Chip (still hybrid)
(2) R&D towards full monolithic DMAPS devices


HR/HV - CMOS

I. Peric et al., NIM A582 (2007) 876-885 & NIM A765 (2014) 172-176
 S. Mattiazzo, W. Snoeys et al., NIM A718 (2013) 288-291
 M. Havranek, Hemperek, Krüger, NW et al. JINST 10 (2015) 02, P02013



- (D)MAPS like configuration but **w/ depleted bulk**
- small collection node
- long drift path

=> **smaller C, more trapping**







- deep n and deep p wells
- large collection node
- short drift path

=> **larger C, less trapping**

important: (number of) deep wells and detailed cell geometry

watch: capacitance between deep p- and n-wells


HV/HR CMOS Pixels



I. Peric et al., NIM A765 (2014) 172-176


P. Rymaszewski et al., arXiv:1601.00459 -> JINST
T. Hirono et al., doi:10.1016/j.nima.2016.01.088

- triple well process
- 10 Ωcm, 60 – 100 V
- depletion depth 10-20 μm -> 100 μm after irr.
- ~1000 e- by drift
- R/O via ATLAS pixel chip (AC coupling/glue)




pixel area x 1/3


- quadruple well process
- 3 kΩ cm, 110 V bias
- large fill factor
- full CMOS (backside thinned)
- stand alone R/O and CCPD-R/O





acceptor removal effect



- encouraging results
- OK > 100 Mrad and > 5×10¹⁵ n_{eq}
- in-time efficiency still an issue




CMOS on SOI



- **FD-SOI**
- OKI/LAPIS/KEK
Y. Arai et al., e.g. NIM. A636 (2011) 1, S31-S36
- **issues**
 - back gate effect
 - radiation issues due to BOX
- cures invented in recent years
- proposed for ILC
- but not suited for LHC - pp

- **HV-SOI (thick film)**
Hemperek, Kishishita, Krüger, NW, NIM A796 (2015) 8-12
- a promising alternative
- doped, non-depleted P- and N-wells prevent back gate effect and increase the radiation tolerance

would be nice




XFAB 180 nm: CMOS electronics outside collection well



- Small charge collection well -> small C
- HV + medium-R (100 Ωcm), p bulk
- 3 T readout only

TID: 700 Mrad
up to $5 \times 10^{14} \text{ n}_{\text{eq}}/\text{cm}^2$

S. Fernandez-Perez et al., NIM A796 (2015) 13-18



observation:
charge collected from
high-field (fast drift)
and low field
(slow diffusion)
regions



acceptor removal (likely) sets in => resistivity increases
=> larger "drift" - volume

4D with LGADs ?

Low Gain Avalanche Detectors

New: How to obtain fast timing with Si detectors?

- ❑ How would one go about getting into the 10 ps range with (structured) Si detectors?
- ❑ => exploit “in-silicon” charge amplification
 - in “Geiger Mode” fashion (like in gas RPCs)


σ_t governed by avalanche fluctuations

$$\sigma_t \approx \frac{1.4}{(\alpha - \eta) v_D} \approx 50 \text{ ps}$$

↑ Townsend coeff.
↑ attachment coeff.

see e.g. W. Riegler, C. Lippmann, R. Veenhof
NIM A 500 (2003) 144

- OR ... in “linear mode” fashion
-> Low Gain Avalanche Detectors




see N. Cartiglia
Parallel 2

H. Sadrozinski et al., NIM A730 (2013) 226-231
N. Cartiglia et al., JINST 9 (2014) C02001
A. Seiden et al, Vertex2015, Proceedings


- ❑ Separate the “collection” of charge from the signal gain
- ❑ Figure of merit for σ_t is the “slew rate” $dV/dt \approx \text{Signal}/\tau_{\text{rise}}$

$$\sigma_t^2 = \underbrace{\left(\frac{V_{th}}{dV/dt} \Big|_{rms} \right)^2}_{\text{signal time walk}} + \underbrace{\left(\frac{\text{Noise}}{dV/dt} \right)^2}_{\text{noise time jitter}} + \underbrace{\left(\frac{TDC_{bin}}{\sqrt{12}} \right)^2}_{\text{TDC binning can be made negligible}}$$



Need: fast drift - large signals – low noise


- e- drift in sat. ($E = 20 \text{ kV/cm}$, $v_D \approx 10^7 \text{ cm/s}$) => HV
- collect electrons fast => thin
- get large signals => from amplified holes (!)
- small C, small i_{leak} , low noise => small electrodes
- broad-band (non-CSA) amplifier & e.g. CF discr.




$$i_S = q \vec{E}_w \cdot \vec{v}$$

- ❑ **Ultimate Goal:** simultaneous space ($\sim 10\mu\text{m}$) and time resolution ($< 50 \text{ ps}$) -> pile-up killer

- ❑ Options for **ATLAS** (HighGranularityTimingDetector; Forward) and **CMS-TOTEM** (in Roman Pots)




■ LGAD pad detectors




\leq CNM 8x8 mm²
300 μ m thick, 11 pF

in 120 GeV pion beam




G. Pellegrini et. al, NIM A 765 (2014) 12–16.
G. Pellegrini et al., HSTD 2015, arXiv:1511.07175

from A. Seiden, Vertex2015



\leq CNM 3x3 mm²
300 μ m thick, 3 pF

in Laser Setup



- Silicon detectors are the **working horse** for tracking detectors in **high rate** and **radiation** environments and the choice for high energy **pp-exp's future**

- Community is setting out to **address their weak points**
 - material
 - cost and area coverage
 - integration
 - 4D


Apologies for not having covered ...

- X-ray imaging sensors (e.g. 4-side butt. Medipix)
- SDD: Si-drift detectors
- Advances in low mass support structures
- CMOS microstrip development
- Mu3e – CMOS Pixels
- Passive CMOS Pixels
- Microchannel cooling
- Active edge sensors
- Random Ghost Hits (CMS)
- TSV progress and 3D integration
- SiPM developments
- ... and many more

Thanks to many colleagues having contributed material and w/ discussions, esp. M. Moll, G-L. Casse, H. Sadrozinski, F. Hügging




BACKUP

For the very cheap & large area **passive** CMOS pixels




C4 bumps: come with chip fabrication at low cost


- no bumping
- do flip-chipping in-house (large pitch)
- cheap large feature size technology
- large sensors (reticle stitching)
- wafer based flip-chipping (8")
- can have in-pixel AC coupling
- fancy RDL possibilities by metal layers (watch C !)
- Question: how good are these CMOS sensors?



- LFoundry 150 nm CMOS technology
- 2k Ωcm p-type bulk
- ATLAS FE-14 pixel size (50 μm x 250 μm)
- 16 x 36 pixel
- 300 μm thick
- Backside processed



T. Hemperek, F. Hügging, H. Krüger, L. Gonella, J. Janssen, D. Pohl (UBonn), NW
A. Macchiolo (MPI M)



- break down at 170 V
- leakage $20 \mu\text{A} / \text{cm}^3$ (assuming $220 \mu\text{m}$ depletion, estimated from simulation and indep. measurements)
- compare: planar sensor ATLAS IBL: $15 \mu\text{A}/\text{cm}^3$ (assuming $200 \mu\text{m}$ depletion depth)

