




- Spatial resolution (tens of μm in $\rho\phi$, $<100 \mu\text{m}$ in z)
- Time resolution ($< 10 \text{ ns}$)
- Continuous readout at $\sim 10^7$ interactions /s (clock signal @160 MHz)
- Limited material budget $X/X_0 \leq 1\%$ / layer
- Radiation tolerance $< 10^{14} n_{1\text{MeV eq}} \text{ cm}^{-2}$
- ≥ 4 hits per track
- Room temperature operation
- Routing and services backwards only





Two inner cylindrical layers around the interaction point, composed of **hybrid pixel detectors** and two outer cylindrical layers of **double sided silicon strip detectors**. Six forward disks composed of **pixel detectors** and two external rings of **strip detectors**. Total readout channels: $10.3 \cdot 10^6$ -pixel part and $2 \cdot 10^5$ -strip part

- **ToPix_4:**
- ASIC size: 3 mm x 6 mm, clock frequency: 160 MHz
- 130 nm CMOS technology
- Pixel matrix: 640 cells, 2x2x128 and 2x2x32 columns
- Time over Threshold technique implemented, 12 bits dynamic range
- Compatible with the sensor of previous version (ToPix_v3)
- Hamming encoding and TMR pixel logic protection
- Leading and trailing edge registers with DICE -protected latches
- SEU protected EoC
- Serial data output (SDR and DDR)
- GBT compatible SLVS I/O





- Epitaxial silicon wafer by ITME (Warsaw)
- $\rho_{\text{epi}} \sim 1500 \Omega\text{-cm}$
- Pixels @ FBK (Trento)
- $100\mu\text{m} \times 100\mu\text{m}$
- Cz thinning + Bump bonding @ IZM (Berlin)
- Sn-Pb bumps
- Bump bonding yield of the tested assemblies: $\sim 99.5\%$
- Thin Cz layer is the ohmic contact for the sensor biasing


4 single-chip assemblies under test @ FZJ with 2.9 GeV/c proton beam



SEU tests of ToPix_4 with ion beams @ LNL-INFN. Study of the configuration registers inside the pixels. SEU cross section lower of an order of magnitude with respect ToPix_3 (D type flip-flops circuits with TMR instead of latches circuits with TMR)




TOT @ several discharge current of the feedback Capacitor




Efficiency vs threshold


Prototypes



Thermal simulation of:
 • One bar made of Al-Alloy (175 W/m·K) with embedded cooling pipe made of AISI 316
 • Thermal contact /each dc/dc circuit (ideal) obtained by 1 cm²
 • Total power: 132 W, water flow rate: 0.9 l/min, water T: 18 C






88 DCDC circuits arranged along a bar embedding a U shaped cooling pipe





3 sectors of eight 88 DCDC block each

Key features	Value
Channels	64
Input pitch	63 μm
Clock frequency	160 MHz
Rate capability	100kHz/ch
Power consumption	$< 4 \text{ mW/ch}$
Front-end noise	$< 600 e^-$
Time bin width	50-400 ps
Charge resolution	8 bit (dyn. range)
Radiation tolerance	100 kGy





PASTA, triggerless ASIC for the strip readout
 Developed in 110 nm CMOS technology (UMC)




PASTA on the power test board


Simulations presented @TWEPP 2015 by A. Zambanini et al.




Strip sensor under test @ FZJ with 2.9 GeV/c proton beam




Hit map for a strip square sensor



- **Thickness**
• 285 μm
- **Strip sensor shape**
• rectangular for the barrel
• trapezoidal for the disk
- **Readout: pitch/ stereo angle**
• 130 μm / 90° for the barrel
• 70 μm / 15° for the disk



Signal to noise ratio vs bias voltage



Strip readout chain

Conclusion

MVD design is in progress with parallel software development to check physics performance
 The prototyping phase is underway with challenge aspects