

Graphical processors for HEP trigger systems

Tuesday, February 16, 2016 2:50 PM (20 minutes)

General-purpose computing on GPUs is emerging as a new paradigm in several fields of science, although so far applications have been tailored as accelerator in offline computation. With the steady reduction of GPU latencies, and the increase in link and memory throughputs, the use for real-time applications in high-energy physics data acquisition and trigger systems is becoming ripe. We will discuss the use of online parallel computing on GPU for synchronous low level trigger, focusing on tests performed on CERN NA62 experiment trigger system. All the components of the latency have to be analyzed. The networking results the most critical one. Our envisioned solution to this issue is NaNet, an FPGA-based PCIe Network Interface Card (NIC) to enable GPUDirect connection. The use of GPU in higher trigger system is also considered. In particular we discuss how specific trigger algorithms can be parallelized and thus benefit from the implementation on the GPU architecture, in terms of the increased execution speed. Such improvements are particularly relevant for the foreseen LHC luminosity upgrade where highly selective algorithms will be crucial to maintain a sustainable trigger rates with very high pileup. We will give details on how these devices can be integrated in a typical LHC trigger system. As a study case, we will consider the Atlas experimental environment and propose a GPU implementation for a typical muon selection in a high-level trigger system.

Primary author: PONTISSO, Luca (Universita di Pisa & INFN (IT))

Co-authors: GIANOLI, Alberto (Universita di Ferrara & INFN (IT)); LONARDO, Alessandro (Universita e INFN, Roma I (IT)); BIAGIONI, Andrea (Universita e INFN, Roma I (IT)); MESSINA, Andrea (Universita e INFN, Roma I (IT)); COTTA RAMUSINO, Angelo (Universita di Ferrara & INFN (IT)); LAMANNA, Gianluca (Istituto Nazionale Fisica Nucleare Frascati (IT)); NERI, Ilaria (Universita di Ferrara & INFN (IT)); RESCIGNO, Marco (Universita e INFN, Roma I (IT)); SOZZI, Marco (Universita di Pisa & INFN (IT)); FIORINI, Massimiliano (University and INFN Ferrara); BAUCE, Matteo (Universita e INFN, Roma I (IT)); VICINI, Piero (Universita e INFN, Roma I (IT)); FANTECHI, Riccardo (Universita di Pisa & INFN (IT)); PIANDANI, Roberto (Universita di Pisa & INFN (IT)); CHIOZZI, Stefano (Universita di Ferrara & INFN (IT)); GIAGU, Stefano (Universita e INFN, Roma I (IT))

Presenter: PONTISSO, Luca (Universita di Pisa & INFN (IT))

Session Classification: Miscellaneous 1

Track Classification: Electronics