

HPC codes modernization using vector and threading parallelism – part 2 (tools)

Zakhar A. Matveev, PhD,

Intel Russia, Intel Software and Services Group

May' 2015





Code modernization: Intel® Parallel Studio XE 2016 Beta



Intel[®] Parallel Studio XE

Faster code faster!

Vectorizing **Compiler** Squeeze all the performance out of the latest instruction set

Threaded Performance Libraries Pre-vectorized, pre-threaded, pre-optimized

Vectorization Optimization and Thread Prototyping Data driven design tools help you vectorize & thread effectively

High Level **Parallel Models** Productive solutions for thread, process & vector parallelism

Parallel Performance **Profilers** Quickly discover bottlenecks and tune for high performance

Threading **Inspector** Find and debug non-deterministic threading errors



Download Today

Google: "Intel Parallel Studio 2016"

Or go directly to: <u>https:</u> <u>//software.intel.com</u> <u>/en-us/articles/</u> <u>intel-parallel-studio-</u> <u>xe-2016-beta</u>

Intel[®] Parallel Studio XE 2016 Suites

Vectorization – Boost Performance By Utilizing Vector Instructions / Units

 Intel[®] Advisor XE - Vectorization Advisor identifies new vectorization opportunities as well as improvements to existing vectorization and highlights them in your code. It makes actionable coding recommendations to boost performance and estimates the speedup.

Scalable MPI Analysis – Fast & Lightweight Analysis for 32K+ Ranks

 Intel[®] Trace Analyzer and Collector add *MPI Performance Snapshot* feature for easy to use, scalable MPI statistics collection and analysis of large MPI jobs to identify areas for improvement

Big Data Analytics – Easily Build IA Optimized Data Analytics Application

 Intel[®] Data Analytics Acceleration Library (Intel[®] DAAL) will help data scientists speed through big data challenges with optimized IA functions

Standards – Scaling Development Efforts Forward

 Supporting the evolution of industry standards of OpenMP*, MPI, Fortran and C++ Intel[®] Compilers & performance libraries

Free Intel[®] Software Development Tools:

https://software.intel.com/en-us/qualify-for-free-software

Free Software Tools

Supporting qualified students, educators, academic researchers and open source contributors



Free Intel® Software Development Tools for:



Academic Researcher > For unfunded research (research not funded by grants).



Student > For current students at degree-granting institutions.



Educator > For use in teaching curriculum.



Open Source Contributor > For developers actively contributing to open source projects.

Beta 2016 program : Call to Action

Participate in the Beta Program today!

- Register at bit.ly/psxe2016beta
- Or simply send e-mail to vector_advisor@intel.com

Submit Feedback via Intel® Premier Support

Tell us about your experiences using the Intel[®] Parallel Studio XE 2016 Beta



Intel[®] Advisor XE

Vectorization Optimization and Thread Prototyping

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.



înte

Data Driven Code Modernization and Optimization For Vector and Threading Parallelism Intel® Advisor XE – Vectorization Advisor

Have you:

- Recompiled with AVX2, but seen little benefit?
- Wondered where to start adding vectorization?
- Recoded intrinsics for each new architecture?
- Struggled with cryptic compiler vectorization messages?

Breakthrough for vectorization design

- What is blocking vectorization and why?
- Are my loops vector friendly?
- Will reorganizing data increase performance?
- Is it safe to just use pragma simd?

Vectorization challenges

LLNL (Hornung, Keasler, 2013):

"Typical codes get less than 5% of their FP instructions SIMD-ized... multiphysics codes - have thousands of small loops, which are all important"

Efficient vectorization is sometimes challenging:

- "Poor" baselines : solid gap
 - "Ninja gap" as well
- Industry code complexities
 - Vector productivity problem: "thousands of loops"
 - Need to know both static and dynamic code characteristics
- Some codes: demand for expensive data layout reorganization

"Vectorization Advisor"

1. "All the data you need in one place".


Leverages Intel Compiler diagnostics, performance data and ISA statistics.

2. Detects "hot" un-vectorized or "under vectorized" loops. Identifies what is blocking efficient vectorization and why

- 3. Identify performance penalties and recommends fixes for them (including OpenMP4.x)
- 4. Memory layout analysis: explore alternative data reorganizations
- 5. Increase the confidence that vectorization is safe

Beta program : started April'15. Release: end of August '15.

Vectorization Advisor. Assist code modernization for x86 SIMD



P30 🚮

626

627

628

-1575; -63; -26; -25; -1; 0; 1; 25; 26; 63; 2164801 Variable stride

p[ip][2] += b[j1][i1];

il &= 64-1:

j1 &= 64-1;

dgtest2.cpp; idle.h dgtest2

New

P7

۵

Write after read dependency site2

runCRawLoops.cx:628 Icals.exe


Data-Driven <u>Threading</u> Design Intel[®] Advisor XE – Thread Prototyping

Have you:

- Tried threading an app, but seen little performance benefit?
- Hit a "scalability barrier"? Performance gains level off as you add cores?
- Delayed a release that adds threading because of synchronization errors?

Breakthrough for threading design:

- Quickly prototype multiple options
- Project scaling on larger systems
- Find synchronization errors before implementing threading
- Separate design and implementation -Design without disrupting development



Add Parallelism with Less Effort, Less Risk and More Impact

http://intel.lv/advisor-xe

Optimization Notice

12

Vectorization Advisor in action


Live Case Study with "DL-MESO"

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.



'inte





Computational fluid dynamics engine

- New mesoscopic simulation engine
- Applicable for problems such as inkjet printing and steel production
- Lattice Boltzman Equation

Developed by EPSRC CPP5


- including Hartree, Oxford, Imperial College
- Michael Seaton at Hartree as major contributor

Workload characteristics:


- "Flat profile", many small kernels
- Profiles are very diverse depending on input datasets

0. Workflow

(intel



(intel)



(intel)

1. The Right Data At Your Fingertips

inte


1. Compiler diagnostics + Performance Data + SIMD efficiency information

Function Call Sites and Loops	Self	Total	۵	ଢ	Compiler Vectorizat	tion
Function Call Sites and Loops	Time	Time		¥	Loop Туре	Why No Vectorization?
🗄 [loop in runCForallLambdaLoops]	0.094s	0.094s			Scalar	vector dependence prevents vector
🗄 [loop in runCForallLambdaLoops]	0.140s	3.744s			Scalar	inner loop was already vectorized
■ V [loop in std::_Complex_base <double,struct _c_double_complex="">::i</double,struct>	0.031s	0.031s			Vectorized (Body)	
Vectorized SSE; SSE2 loop processing Float32; Float64 Peeled loop; loop stmts were reordered	data ty	mpe(s)	havi	ng Di	visions; Square	Roots operations
⊞[loop in std::basic_string < char, struct std::char_traits < char>, class std::allo	0.000s	544.0			Scalar	nonstandard loop is not a vectoriza
⊞ [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo	0.000s	544.0			Scalar	nonstandard loop is not a vectoriza
	0.000s	0.234s			Scalar	nonstandard loop is not a vectoriza



inte

Hot Loops: optimize one by one



Quickly focus on loops which really matter

'inte

The Right Data At Your Fingertips Get all the data you need for high impact vectorization

	ve	m l ctor?					o Cou	nts		What prev vectoriza	tion	?		
👰 W 🌳 Su					ation and/or threadi nement Reports 💧 Annotat			port				ntel Advis	or XE 2	.016
Elap	time: 5	<mark>4.44s</mark> Ve	ectorized	Not	Vectorized 🖉 🛛 FILTEI	R: All Modul	es 🗸 🗸	λ I Source	s 👻					٩
	0.00				<u> </u>	0. KT:		Trip 🔊	. <u>+</u>		Vectorized Loops			^
Functo	n Call Sit	es and Loo	ps	٥	P Vector Issues	Self Time 🔻	Total Time	Counts	Loop Type	Why No Vectorization?	Vecto	Efficiency	Vect	tor L
i> 🗗 [lo	op at stl _e	algo.h:4740) in std::tr			0.170s l	0.170s I		Scalar	non-vectorizable loop ins				
🗆 🛄 [lo	op at lo	pstl.cpp:24	49 in s234_]			0.170s l	0.170s i	12; 4	<u>Collapse</u>	<u>Collapse</u>	AVX	~100 <mark>%</mark>	4	
		loopstl.cpp	:2449 in s			0.150s l	0.150s I	12	Vectorized (Body)		AVX		4	
i> 🖰	[loop	loopstl.cpp	:2449 in s			0.020s I	0.020s I	4	Remainder					
i> 🖱 [lo	op at o	pstl.cpp:79	00 in vas_]			0.170s I	0.170s I	500	Scalar	vectorization possible but			4	
🕀 🕛 🗉	-	pstl.cpp:35				0.160s	0.160s	12	Expand	<u>Expand</u>	AVX	~6 <mark>9%</mark>	8	
🕀 🕛 🗉			91 in s279_]		Ineffective peeled/rem	0.150s l	0.150s I		<u>Expand</u>	Expand	AVX	~9 <mark>6%</mark>	8	
🕀 🛄 🗉	· ·		49 in s414_]		_	0.150s I	0.150s I		<u>Expand</u>	Expand	AVX	~100 <mark>%</mark>	4	
i> (] [lo	iok 1 [–]	numeric.h:	247 in std			0.150s I	0.150s I	49	Scalar	vector dependence preve				~ ·
< .														>
Focus on hot loops			What vectorization issues do I				in	Vhich Ve struction being us	tions are		How efficient is the code?			
					have								(intel)	21

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Assist user at different LoD and perspectives

END-U				>				
END-0	SER G	UIDAI	UCE	er loop was already vectorized	AVX	Inserts; Extracts	128/256	Float64
🗈 💟 [loop at ru	0.310s I	0.310s l		Loop was vectorized	AVX	Inserts; Extracts	128/256	Float64
i>[loop at runC	p at runC 0.309s 2.679s 🗌 volatile assignment was not vectorized. Try using no				AVX	Inserts; Extracts	128/256	Float64
🗄 🔽 [loop at ru	0.258s I	0.258s I		<expand more="" see="" to=""></expand>	AVX	Extracts	128/256	Float64
🗉 🔽 [loop at ru	0.240s I	0.240s I		<expand more="" see="" to=""></expand>	AVX	Inserts	128/256; 128	Float64
<								
Top Down Source	e Loop Asser	nbly Assistan	ce Rec	commendations Compiler Diagnostic Details				
Issues: 1 Recomm		15: 2						

Issue: Ineffective Peeled/Remainder loop(s) present

All or some source loop iterations are not executing in the loop body. Improve performance by moving source loop iterations from peeled/remainder loops to the loop body. Read more at Glossary and <u>Vector Essentials</u>. <u>Utilizing Full Vectors</u>...

Use a smaller vector length

- A KIAI \/(`I(`.	a		1 6			~1)		>	
ANALYSIS	on w	ORK	LC	חאר (nign	i-lev	eŋ,		rization Traits	
- <u>-</u> , , , , , , , , , , , , , , , , , , ,			_	-	-	-		e Roots; Inserts; Extra	-
i> V [loop at nbody.cc:57 in main]	1,810s 🗖	1,810s 🗖		Vectorized (Body)		2,00	AVX	Square Roots; Inserts; Extracts	s; Masked Stores
i>[loop at nbody.cc:57 in main]	0,010s I	0,010s I		Peeled					
[loop at nbody.cc:54 in main]	0,000s I	1,820s 🗖		Scalar	inner loop		AVX	Shuffles; Inserts; Extracts	
[loop at nbody.cc:54 in main]	0,000s I	1,820s 🗖		Scalar	inner loop				
Top Down Source Loop Assembly	/ Assistance	Recomment	lations	Compiler Diagnostic Details					
ile: nbody.cc:57 main									
							_	%	Loop
SOURCE,									
for (size_t i = 0;	i < n; ++i) {							3 640,
i real dvx = 0, dv	vy = 0, dvz	= 0;							
//#pragma vector always									
for (size_t j = 0; j <					10,110ms				3 640,
[loop at nbody.cc:57									
Scalar loop. Not No loop transform		applied							
[loop at nbody.cc:57		appired							
		ng Float32;	Float	54; Int32; UInt32 data	t				
No loop transform									
if (j != i) {				110,128ms				
real dx	= x[j] - x[i], dy = y	j] - y	[i], dz = z[j] - z[i];	289,778ms				
) real di:	st2 = dx*dx	+ dy*dy + d	z*dz;		100,042ms				
real mO	verDist3 = m	ı[j] / (dist	2 * Sq	rt(dist2));	710,194ms				
	mOverDist3 *	dx;			289,894ms				
-	mOverDist3 *	dy;			259,742ms				
dvz += 1	mOverDist3 *	dz;			50,127ms				

Site Name	Site Function	Site Info	Loop-Carried Dependencies	Strides Distribution	Access Pattern
loop_site_8	main	nbody.cc:85	RAW:3	67% / 1% / 32%	Mixed strides
loop_site_7	main	nbody.cc:14	No dependencies found	25% / 75% / 0%	Mixed strides
loop_site_5	main	nbody.cc:20	RAW:3	50% / 50% / 0%	Mixed strides

and	and ASSEMBLY (low-level).										
20											
21 22 23											
24 25											
26		st float dx = particle[j].x - particle[i].x;	4; 4	12; 12							
27	con	st float dy = particle[j].y - particle[i].y;	4	CO 12							
28	con	st float dz = particle[j].z - particle[i].z;	4; 4	12; 12							
Module: nbo	dy.exe!	0x14037c1f0									
Address	Line	Assembly	Operand Size (bytes)	Stride							
0x14037c493	27	vbroadcastss xmm7, dword ptr [rbp+rcx*8+0x1c]	4	12							
0x14037c49a	26	vbroadcastss xmm5, dword ptr [rbp+rcx*8+0x18]	4	CO 12							
0x14037c4a1	28	vbroadcastss xmm4, dword ptr [rbp+rcx*8+0x8]	4	CO 12							
0x14037c4a8	27	vbroadcastss xmm9, dword ptr [rbp+rcx*8+0x4]	4	C 12							
0x14037c4af	26	vbroadcastss xmml3, dword ptr [rbp+rcx*8]	4	12							
0x14037c4b6	20	vmovups ymm10, ymmword ptr [rip+0x15d2c2]	32	0							

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Optimization Notice

22

inte

2. Is it safe to vectorize: Tough problem #1 for not yet vectorized codes.



1. Compiler diagnostics + Performance Data + SIMD efficiency information

	Self	Total	Q	Compiler Vectorizat	
Function Call Sites and Loops	Time	Time	¥	Loop Туре	Why No Vectorization?
⊞[loop in runCForallLambdaLoops]	0.094	0.094s		Scalar	vector dependence prevents vector
	0.140	3,744s		Scalar	inner loop was already vectorized
Vectorized SSE; SSE2 loop processing Float32; Float64 Peeled loop; loop stmts were reordered	data ty			visions; Square	
⊞[loop in std::basic_string <char,struct <char="" std::char_traits="">,class std::allo</char,struct>		544.0		Scalar	nonstandard loop is not a vectoriza
		544.0		Scalar	nonstandard loop is not a vectoriza
$\textcircled{\label{eq:constraint} \blacksquare [loop in std::num_put < char, class std::ostreambuf_iterator < char, struct st}$		0.234s		Scalar	nonstandard loop is not a vectoriza

2. Guidance: detect problem and recommend how to fix it

2 Issue: Peeled/Remainder loop(s) present

All or some source loop iterations are not executing in the kernel loop. Improve performance by moving
 source loop iterations from peeled/remainder loops to the kernel loop. Read more at <u>Vector Essentials</u>.
 <u>Utilizing Full Vectors...</u>
 Recommendation: Align memory access Projected maximum performance gain: High
 Projection confidence: Medium
 The compiler created a peeled loop because one of the memory accesses in the source loop does not

The complet created a peered toop because one of the memory accesses in the source toop does not start at a data boundary. Align the memory access and tell the compiler your memory access is aligned. This example aligns memory using a 32-byte boundary:

float *array;

- assume aligned(array, 32
- // Use array in loop

4. Loop-Carried Dependency Analysis

Problems and Messages

ID	۵	Туре	Site Name	Sources	Modules	State
P1	0	Parallel site information	site2	dqtest2.cpp	dqtest2	✔ Not a problem
P2	٥	Read after write dependency	site2	dqtest2.cpp	dqtest2	🎙 New
P3	٥	Read after write dependency	site2	dqtest2.cpp	dqtest2	🎙 New
P4	0	Write after write dependency	site2	dqtest2.cpp	dqtest2	🎙 New
P5	٥	Write after write dependency	site2	dqtest2.cpp	dqtest2	🎙 New
P6	٥	Write after read dependency	site2	dqtest2.cpp	dqtest2	🎙 New
P7	٥	Write after read dependency	site2	dqtest2.cpp; idle.h	dqtest2	🎙 New

Data Dependencies – Tough Problem #1 Is it safe to force the compiler to vectorize?

Data dependencies

for (i=0;i<N;i++) // Loop carried dependencies!</pre>

A[i] = A[i-1]*C[i];// Need the ability to check if it

// it is safe to force the compiler

Issue: Assumed dependency present

The compiler assumed there is an anti-dependency (Write after read - WAR) or true dependency (Read after write - RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.

Enable vectorization

Potential performance gain: Information not available until Beta Update release Confidence this recommendation applies to your code: Information not available until Beta Update release

The Correctness analysis shows there is no real dependency in the loop for the given workload. Tell the compiler it is safe to vectorize using the restrict keyword or a <u>directive</u>.

ICL/ICC/ICPC Directive	IFORT Directive	Outcome				
#pragma simd or #pragma omp simd	IDIR\$ SIMD or ISOMP SIMD	Ignores all dependencies in the loop				
#pragma ivdep	IDIR\$ IVDEP	Ignores only vector dependencies (which is safest)				

Read More:

- <u>User and Reference Guide for the Intel C++ Compiler 15.0</u> > Compiler Reference > Pragmas > Intel-specific Pragma Reference >
 - ivdep
 - omp simd

Data Dependencies – Tough Problem #1 Dynamic check will ***know*** if indices overlap.

Compiler Assumption:

i> 🖱 [loop at lbpSUB.cpp:1280 in fPropagationSwap] 👘 📮 vec

vector dependence prevents vectorization

Compiler Assumption:

i> (loop at lbpSUB.cpp:1280 in fPropagationSwap]

vector dependence prevents vectorization

Both loops "equally bad" : from static analysis/compilation "best knowledge"

Data Dependencies – Tough Problem #1 Dynamic check ***knows*** if memory accesses really overlap.

[Ioop at IbpSUB.cpp:1280 in fPropagationSw... On dependencies found.

[Ioop at IbpSUB.cpp:1280 in fPropagationSw... @ RAW:1

Read after write dependency

8

Correctness Analysis: confirm dependencies are **REAL**

2. Any speed-up out of there? Use SIMD to make your code faster, instead of slower.



Optimization Notice

1. Compiler diagnostics + Performance Data + SIMD efficiency information

Function Call Sites and Loops▲	Self Time	T T					
⊞ [loop in runCForallLambdaLoops]	0.094s						
⊞[loop in runCForallLambdaLoops]							
■ 🔽 [loop in std::_Complex_base <double,struct _c_double_complex="">::i</double,struct>							
Vectorized SSE; SSE2 loop processing Float32; Float64 Peeled loop; loop stmts were reordered	iata ty	pe					
■ [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo	0.000s	5					
🗉 [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo	0.000s	5					
Hoop in std::num_put <char,class <="" p="" st="" std::ostreambuf_iterator<char,struct=""></char,class>	0.000s						

3. "Accurate" Trip Counts: understand parallelism granularity and overheads

Trip Coun	its		
Median	Min	Max	Call Count
			1///////
101	101	101	12000000
3	3	3	1000000
101	101	101	2000000
1000000	1000000	1000000	1

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.


'inte

Vector Efficiency: my performance thermometer all the data in one place

Elapsed time: 8,01s

Loops								Self Time
Loops	Vecto	Efficiency 🔺	Estimated Gain	Vect	Co	Traits	Vector Widths	Sell Time
∎ 😈 [loop at lbpSUB.cpp:1280 in fPropagationS	AVX	13%	0,53	4	0,53	Blends; Extracts; Inserts; Shuffles	128/256	2,312s 🗖
🗄 🖳 [loop at lbpGET.cpp:152 in fGetFracSite]	AVX	30%	2,38	8	2,34	Blends; Inserts; Masked Stores	128/256	0,030s I
⊞	AVX	36%	2,86	8	2,79		256	0,100s l
🗄 🛄 [loop at lbpGET.cpp:78 in fGetTotMassSite]	AVX	36%	2,86	8	2,79		256	0,010s l
🗄 🛄 [loop at lbpGET.cpp:334 in fGetOneDirecSp	AVX	38%	3,05	8	2,97	Type Conversions	128/256	0,011s I
₃>⊍ [loop at lbpBGK.cpp:840 in fCollisionBGK]	AVX	100%	2,05	2	2,05		128	0,080s l

•



- Auto-vectorization: affected <3% of code</p>
 - With moderate speed-ups
- First attempt to simply put #pragma simd:
 - Introduced slow-down
- Look at Vector Issues and Traits to find out why
 - All kinds of "memory manipulations"
 - Usually an indication of "bad" access pattern

Survey: find out if your code is "undervectorized" and why

3. Tough problem #1 for already vectorized codes

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

inte

Non-Contiguous Memory – Tough Problem #2 Potential to vectorize but may be inefficient

Unit-Stride access to arrays

```
for (i=0;i<N;i++)</pre>
```

A[i] = C[i]*D[i]; //Accessing array elements 1 by 1

Non-unit-stride (constant stride) access to arrays

Indirect reference in a loop

```
for (i=0;i<N;i++)</pre>
```

Object-oriented programming

```
b
                                        С
                                                   b
                                              а
                               а
                                                       С
Class Point {float
                                 z x y z x y z x y z x y z x
x,y,z;}
Class Triangle {Point
                                   T[0]
                                                 T[1]
a,b,c;}
Triangle T[100];
Point Cross( const Point& a, const Point& b ) {
    return Point( a.y*b.z-a.z*b.y, a.z*b.x-a.x*b.z,
a.x*a.y-a.y-b.x );
}
void ComputeNormals( Point normal[___restrict], const
Triangle p[], size_t n )
    for( size_t i=0; i<n; ++i )</pre>
        normal[i] = Cross(p[i].b-p[i].a, p[i].c-p[i].a);
```


Object oriented programming may inhibit SIMD code generation

33

Improve Vectorization

Memory Access pattern analysis

🖉 Where should I add vectorization and/or threading parallelism? 🗖										
🤗 Summary 😼 Survey Report 🎓 Refinement Reports 💧 Annotation Report 🐐 Suitability Report										
Elapsed time: 8,52s Vectorized Not Vectorized 🖉 FILTER: All Modules 🗸 All Sources										
Function Call Sites and Loops	Select loo	os of inte	Loop Туре	Why No Vectorization?						
🗆 🖲 [loop at fractal.cpp:179 in <lambda1>::op</lambda1>	Qvector	0,013sl	12,020s 📩	<u>Collapse</u>	Collapse					
🗱 🚺 [loop at fractal.cpp:179 in <lambda1>::o 🛛 🗹</lambda1>	🛛 🗑 🛓 Serialized use	0,013s1	11,281s 🗔	Vectorized (Body)						
i> [™] [loop at fractal.cpp:179 in <lambda1>::o 🗹</lambda1>		0,000s l	0,163s I	Peeled						
i> ॑ [loop at fractal.cpp:179 in <lambda1>::o</lambda1>		0,000s l	0,576s I	Remainder	1////////					
i> 🖉 [loop at fractal.cpp:177 in <lambda1>::oper</lambda1>		0,010s l	12,030s 💶	Scalar						
<	1									



Run Memory Access Patterns analysis, just to check how memory is used in the loop and the called function



Optimization Notice

intel

1. Compiler diagnostics + Performance Data + SIMD efficiency information

Function Call Sites and Loops▲		Total		Q	Compiler Vectorization		
		Time	me 🎴		Loop Туре	Why No Vectorization?	
⊞ [loop in runCForallLambdaLoops]	0.094	0.094s			Scalar	vector dependence prevents vector	
	0.140	3,744s			Scalar	inner loop was already vectorized	
Vectorized SSE; SSE2 loop processing Float32; Float64 Peeled loop; loop stmts were reordered	data ty				visions; Square		
🗄 [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo		544.0			Scalar	nonstandard loop is not a vectoriza	
		544.0			Scalar	nonstandard loop is not a vectoriza	
$\textcircled{\label{eq:constraint} \blacksquare [loop in std::num_put < char, class std::ostreambuf_iterator < char, struct st}$		0.234s			Scalar	nonstandard loop is not a vectoriza	

2. Guidance: detect problem and recommend how to fix it

2 Issue: Peeled/Remainder loop(s) present

All or some source loop iterations are not executing in the kernel loop. Improve performance by moving source loop iterations from peeled/remainder loops to the kernel loop. Read more at <u>Vector Essentials</u>, <u>Utilizing Full Vectors</u>... **Recommendation: Align memory access**Projected maximum performance gain: High
Projection confidence: Medium
The compiler created a peeled loop because one of the memory accesses in the source loop does not start at data boundary. Align the memory access and tell the compiler your memory access is aligned This example aligns memory using a 32-byte boundary:
float *array;
array = (float *)_mm_malloc(ARRAY_SIZE*sizeof(float), 32);
// Somewhere else
__assume_aligned(array, 32);
// Ise array in loop

3. Loop-Carried Dependency Analysis

Problems and Messages

ID	0	Туре	Site Name	Sources	Modules	State
P1	0	Parallel site information	site2	dqtest2.cpp	datest2	✓ Not a prob
P2	۲	Read after write dependency	site2	dqtest2.cpp	dqtest2	Re New
P3	٢	Read after write dependency		dqtest2.cpp	dqtest2	Re New
						R: New
P5	۲	Write after write dependency	site2	dqtest2.cpp	dqtest2	Re New
P6	٥	Write after read dependency	site2	dqtest2.cpp	dqtest2	Re New
P7	۲	Write after read dependency	site2	dqtest2.cpp; idle.h	dqtest2	Re New

4. Memory Access Patterns Analysis

Site	Site Name Site Function Site Info I		Loop-Carried Dependencies	Strides Distribution		Access Pattern				
Іоор	op_site_203 runCRawLoops runCRawLoops.cxx:1063		RAW:1	No information available		No information availabl				
loop	p_site_139 runCRawLoops runCRawLoops.cxc622		No information available	39% / <mark>36% / 25</mark> %		Mixed strides				
loop_site_160 runCRawLoops		ops	runCRawLoops.cxx:925	No information available	100%/0%/0%		All unit strides			
								1117		
Memory Access Patterns Correctness Report										
ivie		Acce	ss r accents							
ID	G	-	Stride v			Type S	ource	Mod	ules	Alignment
	6	3				-26-	ource unCRawLoops.cxc637			Alignment
ID	6	3	Stride 🕶		j2 = (j2 & 64-1	Unit stride r				Alignment
ID	2	3	Stride 🕶			Unit stride n				Alignment
ID	2 2 635	3	Stride 🕶		j2 = (j2 & 64-1	Unit stride n) ; +32];				Alignment
ID	2 2 635 636	3	Stride 🕶		j2 = (j2 & 64-1 p[ip][0] += y[i2+	Unit stride n) ; +32];				Alignment
ID	2 2 635 636 637	3	Stride 🕶		j2 = (j2 & 64-1 p[ip][0] += y[i2+ p[ip][1] += z[j2+	Unit stride n) ; +32];				Alignment

± P2	3 🗵	0; 0	U	Jnit stride	runCRawLoops.cxc:638	Icals.exe	
🖃 P3	0 🖶	-1575; -63; -26; -25; -1; 0; 1; 2	25; 26; 63; 2164801 V	ariable stride	runCRawLoops.cx:628	Icals.exe	
5	626	i1 &=	64-1;				
	627	j1 &=	64-1;				
	628	p[ip]	[2] += b[j1][i1]	;			


It's time for explicit parallelism choices to make your code faster, not slower.



Example of Outer Loop Vectorization

```
#pragma omp declare simd
int lednam(float c)
{ // Compute n >= 0 such that c^n > LIMIT
float z = 1.0f; int iters = 0;
while (z < LIMIT) {
    z = z * c; iters++;
    }
    return iters;
}</pre>
```


```
float in_vals[];
#pragma omp simd
for(int x = 0; x < Width; ++x) {
    count[x] = lednam(in_vals[x]);
}</pre>
```



Optimization Notice

Vectorization yesterday

DO 1 k = 1,n 1 A(k) = B(k) + C(k)



Scalar code

Vector code

Vector code generation was straightforward Emphasis on analysis and disambiguation

′intel


Vectorization today #pragma omp simd reduction(+:....) p=1 0=q for(p=0; p<N; p++) { // Blue work if(...) {

// Green work } else { // Red work

while(...) { // Gold work // Purple work y = foo(x);

Pink work


Two fundamental problems Data divergence **Control divergence**



Vector code generation has become a more difficult problem Increasing need for user guided explicit vectorization Explicit vectorization maps threaded execution to simd hardware



Time for parallelism choices: Where to introduce parallelism and how?



No performance without "explicit parallelism" choices (no performance "by default") No good choices without knowing "the DATA"

1. Compiler diagnostics + Performance Data + SIMD efficiency information

Constitue Coll Characterial access	Self	Total	Q	Compiler Vectorizat	
Function Call Sites and Loops	Time	Time	¥	Loop Туре	Why No Vectorization?
⊞ [loop in runCForallLambdaLoops]	0.094	0.094s		Scalar	vector dependence prevents vector
	0.140	3,744s		Scalar	inner loop was already vectorized
Vectorized SSE; SSE2 loop processing Float32; Float64 Peeled loop; loop stmts were reordered	data ty			visions; Square	
🗄 [loop in std::basic_string < char, struct std::char_traits < char>, class std::allo		544.0		Scalar	nonstandard loop is not a vectoriza
		544.0		Scalar	nonstandard loop is not a vectoriza
$\textcircled{\label{eq:loop} \label{eq:loop} \label{eq:loop} \label{eq:loop} \label{eq:loop} \label{eq:loop} \label{eq:loop} \begin{tabular}{lllllllllllllllllllllllllllllllllll$		0.234s		Scalar	nonstandard loop is not a vectoriza

2. Guidance: detect problem and recommend how to fix it

2 Issue: Peeled/Remainder loop(s) present

All or some source loop iterations are not executing in the kernel loop. Improve performance by moving source loop iterations from peeled/remainder loops to the kernel loop. Read more at <u>Vector Essentials</u>. Utilizing Full Vectors...

 Image: Source loop iterations from peeled/remainder loops to the kernel loop. Read more at <u>Vector Essentials</u>. Utilizing Full Vectors...

 Image: Source loop iterations from peeled/remainder loops to the kernel loop. Read more at <u>Vector Essentials</u>. Utilizing Full Vectors...

 Image: Source loop iterations from peeled/remainder loops to the kernel loop. Read more at <u>Vector Essentials</u>. Utilizing Full Vectors...

 Image: Source loop iterations from peeled/remainder loops to the kernel loop. Read more at <u>Vector Essentials</u>. Utilizing Full Vectors...

 Image: Source loop iterations are not executing in the kernel loop. Read more at <u>Vector Essentials</u>. Utilizing Full Vectors...

 Image: Source loop iterations from peeled/remains and the loops on the term of ter

3. Loop-Carried Dependency Analysis

Problems and Messages


ID	Q.	Туре	Site Name	Sources	Modules	State
P1	0	Parallel site information	site2	dqtest2.cpp	dqtest2	✓ Not a prob
P2	٢	Read after write dependency	site2	dqtest2.cpp	dqtest2	Re New
P3	۲	Read after write dependency	site2	dqtest2.cpp	dqtest2	Re New
						R New
P5	٥	Write after write dependency	site2	dqtest2.cpp	dqtest2	Rew New
P6	۲	Write after read dependency	site2	dqtest2.cpp	dqtest2	Re New
P7	۲	Write after read dependency	site2	dqtest2.cpp; idle.h	dqtest2	Re New

4. Memory Access Patterns Analysis

Site	Nam	e	Site Function	Site Info	Loop-Carried Dependencies	Strides Distribution		Acces	s Pattern
loop	_site_	_203	runCRawLoops	runCRawLoops.cxx:1063	RAW:1	No information avai	lable	No inf	ormation available
loop	_site_	_139	runCRawLoops	runCRawLoops.cxx:622	No information available	39% / 36% / 25 <mark>9</mark>	6	Mixed	strides
loop	_site_	_160	runCRawLoops	runCRawLoops.cxx:925	No information available	100%/0%/0%	,	All uni	t strides
									/ /
Me	mory	Acce	ess Patterns						
ID	4	•	Stride 🕶		Туре	Source	Mod	ules	Alignment
⊟ P2	a (nCRawLoops.cxc637 Icals			
	2	•	0; 0; 1		Unit stride r	unCRawLoops.cxc:637	Icals.	exe	
- 7	635	_	0; 0; 1	j2 = (j2 & 64-1		unCRawLoops.cxc:637	Icals.	exe	
	_	_	0; 0; 1	j2 = (j2 & 64-1 p[ip][0] += y[i2+);	unCRawLoops.cxx:637	Icals.	exe	
	635	_	0; 0; 1	2- (2); ;32];	unCRawLoops.coc637	Icals.	exe	
	635 636	_	0; 0; 1	p[ip][0] += y[i2+); ;32];	unCRawLoops.coc637	Icals	exe	

	639	j2 += f[j2+32];			
±Ρ	23 🛛 🖸	0; 0	Unit stride	runCRawLoops.cx:638	Icals.exe
= P	30 🏼 🎂	-1575; -63; -26; -25; -1; 0; 1; 25; 26; 63; 2164801	Variable stride	runCRawLoops.cx::628	Icals.exe
1	626	i1 &= 64-1;			
	627	j1 ⊊= 64-1;			
	628	p[ip][2] += b[j1][i	1];		

Time for parallelism choices: Advisor MAP to make informed optimal decision!



Memory Access Patterns analysis (+ also Trip Counts) to drive decision wrt most appropriate parallelism level

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Optimization Notice

1. Compiler diagnostics + Performance Data + SIMD efficiency information

Contract March 1999	Self	Total			Compiler Vectorizat	
Function Call Sites and Loops	Time	Time	•	Ŷ	Loop Туре	Why No Vectorization?
⊞[loop in runCForallLambdaLoops]	0.094	s 0.094s			Scalar	vector dependence prevents vector
⊞[loop in runCForallLambdaLoops]	0.140	s 3.744s			Scalar	inner loop was already vectorized
Vectorized SSE; SSE2 loop processing Float32; Float64 Peeled loop; loop stmts were reordered	data ty	mpe(s)			visions; Square	Roots operations
		s 544.0			Scalar	nonstandard loop is not a vectoriza
⊞[loop in std::basic_string <char,struct std::char_traits<char="">,class std::allo</char,struct>		s 544.0			Scalar	nonstandard loop is not a vectoriza
		s 0.234s			Scalar	nonstandard loop is not a vectoriza

2. Guidance: detect problem and recommend how to fix it

2 Issue: Peeled/Remainder loop(s) present

8

All or some source loop iterations are not executing in the kernel loop. Improve performance by moving source loop iterations from peeled/remainder loops to the kernel loop. Read more at Vector Essentials, Utilizing Full Vectors...

Recommendation: Align memory access Projected maximum performance gain: High Projection confidence: Medium

The compiler created a peeled loop because one of the memory accesses in the source loop does not start at a data boundary. Align the memory access and tell the compiler your memory access is aligned. This example aligns memory using a 32-byte boundary:

float *array;

array = (float *)_mm_malloc(ARRAY_SIZE*sizeof(float), 32);

// Somewhere else

- _assume_aligned(array, 32);
 // Use array in loop

Background on loop vectorization

A typical vectorized loop consists of Main vector body This is where we want our loops to be executing!

Fastest among the three!

Optional peel part

• Used for the unaligned references in your loop. Uses Scalar or slower vector

Remainder part

• Due to the number of iterations (trip count) not being divisible by vector length. Uses Scalar or slower vector.

Larger vector register means more iterations in peel/remainder

- Make sure you Align your data!
- Make the number of iterations divisible by the vector length!



Get Specific Advice For Improving Vectorization Intel® Advisor XE – Vectorization Advisor

📕 Where should I add vectorizatio	on and/or threadi	ing parallelis	m? 🖿		الر	ntel Ad	visor	XE 2016
🤗 Summary 🛛 😂 Survey Report 🍅 Refineme	ent Reports 💧 Annota	tion Report 🛛 🦞 S	uitability Report					
Elapsed time: 8,81s Vectorized Not Vector	orized ් FILTER	All Modules	✓ All Sources	~				্
Function Call Sites and Loops		s Self Time -	Total Time	Loop Type	Why No Vectorization?	Vectoriz	ed Loops	^
			Total Time	соор туре	why no vectorization:	Vecto	Estim	Vector Len
ಖರ್[loop at market Click to see r	recommend	dation	11,460s 📖	Scalar				
i> [™] [loop at arena.cpp:88 in tbb::tbb::]		0,000s1	11,460s 💳	Scalar				
[loop at fractal.cpp:179 in <lambda1>::op</lambda1>			2,022s 0	<u>Collapse</u>	<u>Collapse</u>			
i>♂ [loop at fractal.cpp:179 in <lambda1>::o</lambda1>	. 🗌 💡 2 Data type o	:o 0,000s I	2,022s 0	Remainder				
<								>
Top Down Source Loop Assembly Assist	ance Recommendat	tions 🗖 Compile		ails				
3 Issue: Ineffective peeled All or some source loop ite peeled/remainder loops to	erations are not exect the loop body.		<u>p body</u> . Improv	ve performar	nce by moving source lo	oop iterat	ions fro	m
#pragma nounroll #pragma unroll Read More : • <u>User and Refere</u>	ective IFORT Dire PORS NOUN PORS NOUN PORS UNROL	ctive ROLL LL	iterati	ons to	shows hints t vector body			nroll
Kerefelice > t								*



Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Don't Just Vectorize, Vectorize Efficiently

See detailed times for each part of your loops. Is it worth more effort?


📕 Where should I add vectorization a	and/	or threading/	parallelis	m? 🗖								
🤗 Summary 🚭 Survey Report 🔅 Refinement Re	eport	s 🍐 Annotation	Report 🛛 🦞 Si	uitability Report								
Elapsed time: 8,52s Vectorized Not Vectorized (5 FILTER: All Modules V All Sources V												
Function Call Sites and Loops & Vector Issues Self Time Total Time Loop Type												
□ 🧾 [loop at fractal.cpp:179 in <lambda1>::op</lambda1>	5	4 High vector	0,013s1	12,020s	<u>Collapse</u>	Collapse						
🔹 😈 [loop at fractal.cpp:179 in <lambda1>::o 🛛 🗹</lambda1>		<u>4</u> Serialized use	0,013s I	11,281s	Vectorized (Body)							
₃> 🖱 [loop at fractal.cpp:179 in <lambda1>::o 🔽</lambda1>	/	2 Data type co	0,000s l	0,163s I	Peeled							
₃> 🖱 [loop at fractal.cpp:179 in <lambda1>::o 🔽</lambda1>	/	2 Data type co	0,000s l	0,576s I	Remainder	////////						
i> [™] [loop at fractal.cpp:177 in <lambda1>::oper</lambda1>] (2 Data type co	0,010s l	12,030s 💳	Scalar							
<												



Vectorization Advisor: use cases

Hartree Centre

DL-MESO : major CFD package for cross-UK industrial consortium : new chemical products development (led by STFC Hartree/Daresbury)




DL-MESO optimization use case

Vectorization Advisor: use cases

Hartree Centre

DL-MESO : major CFD package for cross-UK industrial consortium : new chemical products development (led by STFC **Hartree/Daresbury**)



Intel[®] Parallel Studio XE 2016 Beta What's New

Copyright © 2015 Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.



inte

Intel[®] Parallel Studio XE 2016 Suites

Vectorization – Boost Performance By Utilizing Vector Instructions / Units

 Intel[®] Advisor XE - Vectorization Advisor identifies new vectorization opportunities as well as improvements to existing vectorization and highlights them in your code. It makes actionable coding recommendations to boost performance and estimates the speedup.

Scalable MPI Analysis – Fast & Lightweight Analysis for 32K+ Ranks

 Intel[®] Trace Analyzer and Collector add *MPI Performance Snapshot* feature for easy to use, scalable MPI statistics collection and analysis of large MPI jobs to identify areas for improvement

Big Data Analytics – Easily Build IA Optimized Data Analytics Application

 Intel[®] Data Analytics Acceleration Library (Intel[®] DAAL) will help data scientists speed through big data challenges with optimized IA functions

Standards – Scaling Development Efforts Forward

 Supporting the evolution of industry standards of OpenMP*, MPI, Fortran and C++ Intel[®] Compilers & performance libraries

Optimization Notice

Intel[®] Advisor XE – New! Vectorization Advisor

Data Driven Vectorization Design TO REWORK

Have you:

- Recompiled with AVX2, but seen little benefit?
- Wondered where to start adding vectorization?
- Recoded intrinsics for each new architecture?
- Struggled with cryptic compiler vectorization messages?

Breakthrough for vectorization design

- What vectorization will pay off the most?
- What is blocking vectorization and why?
- Are my loops vector friendly?
- Will reorganizing data increase performance?
- Is it safe to just use pragma simd?

Elapsed time: 54.44s	Vectorized	Not	Vectorized 6 FILTE	R: All Modu	les v	All Source	s 🗸					
Function Call Sites and		٨	@ Vector Issues	Self Time 🛪	Total Time	Trip 🖻	Loop Type	Why No Vectorization?	Vectori	zed Looj	os	
Function Call Sites and	Loops	0	W vector issues	Self Lime≢	i otai i ime	Counts	гоор туре	why wo vectorization?	Vecto	. Efficie	ncy	Vector
i> 🖱 [loop at stl_algo.h:	4740 in std::tr			0.170s I	0.170s l		Scalar	non-vectorizable loop in	5			
🗉 🖲 [loop at loopstl.cp	p:2449 in s234_]		<i></i>	0.170s l	0.170s I	12;4	Collapse	Collapse	AVX	~100	ó	4
i> 📴 [loop at loopstl.	.cpp:2449 in s			0.150s l	0.150s I	12	Vectorized (Body)		AVX			4
i> 🖞 [loop at loopstl.	.cpp:2449 in s			0.020s I	0.020s I	4	Remainder					
i> 🖱 [loop at loopstl.cp	p:7900 in vas_]			0.170s l	0.170s l	500	Scalar	vectorization possible but	t			4
🗄 🖲 [loop at loopstl.cp	ıp:3509 in s2			0.160s	0.160s	12	Expand	Expand	AVX	~6 <mark>9%</mark>		8
🗄 🖲 [loop at loopstl.cp	p:3891 in s279_]			0.150s l	0.150s l	125; 4	Expand	Expand	AVX	~9 <mark>6%</mark>		8
🗄 📴 [loop at loopstl.cp	n:6249 in s414-1			0.150s l	0.150s l	12	Expand	Expand	AVX	~100	ó	4
i> 🖞 [loop at stl_numer		-	♀1Assumed dependency		0.150s1		Scalar	vector dependence preve				
s> ([loop at stl_numer Top Down Source File: loopstl.cpp:3509 s	ic.h:247 in std Loop Assembl	-	- · ·	tions 🛛 🖬 Co			Scalar					
C [loop at stl_numer C Top Down Source File: loopstLcpp:3509 4 Line	ic.h:247 in std Loop Assembl s273_	-	- · ·				Scalar		al Time	%	Loop Time	%
a>○ [loop at st]_numer < Top Down Source File: LoopstLcpp: 3509 Line 3506 □ for (lin = *) 3506 □ for (n = *) Scal	Loop Assembl s273_ («tl); ntimes; = 1; n1 <= i_ loopstl.cpp. ar Loop. Not	1; 3500 vec	ssistance P Recommends	tions Co Source	mpiler Diagn	ostic Details	Scalar			%	Loop Time 0.200s	
s>○ [loop at st]_numer < Top Down Source File: hospitt.cpp:5509 : Line 3506 i for thise, 3506 i for (n1) [loop at Scale i for (n2) Scale i for (n2) Scale i for (n3) Scale i _	Loop Assembl s273_ («tl); ntimes; = 1; n1 <= i_ loopstl.cpp. ar Loop. Not	1; 3500 vec	suistance Precommende ++nl) 5 in \$273_] corized: inmer loop was	tions Co Source	mpiler Diagn	ostic Details	Scalar		al Time	%		

More Performance Fewer Machine Dependencies

Intel® Advisor XE – Vectorization Advisor

Provides the data you need for high impact vectorization

Compiler diagnostics + Performance Data = All the data you need in one place

- Find "hot" un-vectorized or "under vectorized" loops.
- Trip counts

Recommendations - How do I fix it?

Correctness via dependency analysis

Is it safe to vectorize?

Memory Access Patterns analysis

Unit stride vs Non-unit stride access, Unaligned memory access, etc.



Intel[®] C/C++ and Fortran Compilers 16.0 Get best performance with latest standards

Standards:

- More of C++14, generic lambdas, member initializers and aggregates
- More of C11, _Static_assert, _Generic, _Noreturn, and more
- OpenMP 4.0 C++ User Defined Reductions, Fortran Array Reductions
 Vectorization:
- OpenMP 4.1 asynchronous offloading, simdlen, simd ordered
- Significant improvement in alignment analysis, vectorization robustness
- Much improved Neighboring Gather optimization

Fortran:

- F2008 Submodules, Impure Elemental Functions
- F2015 TYPE(*), DIMENSION(..), RANK intrinsic, attributes for args with BIND

Intel[®] Math Kernel Library (Intel[®] MKL) 11.3

Better performance with new two-stage API for Sparse BLAS routines

Additional Sparse Matrix Vector Multiplication API

• new two-stage API for Sparse BLAS level 2 and 3 routines

MKL MPI wrappers

- all MPI implementations are API-compatible but MPI implementations are <u>not ABI-compatible</u>
- MKL MPI wrapper solves this problem by providing an MPI-independent ABI to MKL

Support For Batched Small Matrix multiplication

• a single call executes multiple independent ?GEMM operation simultaneously

Support for Philox4x35 and ARS5 RNG

 two new pseudorandom number generators with a period of 2^128 are highly optimized for multithreaded environment

Sparse Solver SMP improvements

significantly improved overall scalability for Intel Xeon Phi coprocessors and Intel Xeon processors

Intel® Data Analytics Acceleration Library 2016


A C++ and Java API library of optimized analytics building blocks for all data analysis stages, from data acquisition to data mining and machine learning. Essential for engineering high performance Big Data applications.

New library targeting data analytics market

- Customers: analytics solution providers, system integrators, and application developers (FSI, Telco, Retail, Grid, etc.)
- Key benefits: improved time-to-value, forwardscaling performance and parallelism on IA, advanced analytics building blocks

Key features

- Building blocks highly optimized for IA to support all data analysis stages
- Support batch, streaming, and distributed processing with easy connectors to popular platforms (Hadoop, Spark) and tools (R, Python, Matlab)
- Flexible interfaces for handling different data sources (CSV, MySQL, HDFS, RDD (Spark))
- Rich set of operations to handle sparse and noisy data
- C++ and Java APIs



Important features offered in the initial Beta

Analysis •PCA •Variance-Covariance Matrix •Distances •Matrix decompositions (SVD, QR, Cholesky) •EM for GMM •Uni-/multi-variate outlier detection •Statistical moments	 Machine learning Linear regression Apriori K-Means clustering Naïve Bayes LogitBoost, BrownBoost, AdaBoost SVM
Data layouts: AOS S	QA homogeneous CSR

- Data layouts: AOS, SOA, homogeneous, CSR
- Data sources: csv, MySQL, HDFS/RDD
- <u>Compression/decompression: ZLIB, LZO, RLE, BZIP2</u>
- <u>Serialization/deserialization</u>

Intel[®] VTune[™] Amplifier XE 2016 Beta Enhanced GPU and Microarchitecture Profiling


New OS and IDE support: Visual Studio* 2015 & Windows* 10 Threshold

Intel[®] HD Graphics (GPU) profiling

- GPU Architecture Annotation Diagram
- GPU profiling on Linux (OpenCL, Media SDK)

Microarchitecture tuning

- General Exploration analysis with confidence indication
- Driverless 'perf' EBS with stacks



Intel[®] VTune[™] Amplifier XE 2016 Beta Improved OpenMP* and Hybrid Support

Intel OpenMP analysis enhancements

- Precise trace-based imbalance calculation that is especially useful profiling of small region instances
- Classification and issue highlighting of potential gains, e.g., imbalance, lock contention, creation overhead, etc.
- Detailed analysis of barrier-to-barrier region segments

MPI+OpenMP: multi-rank analysis on a compute node

- Per-rank OpenMP potential gain and serial time metrics
- Per-rank Intel MPI communication busy wait time detection

Advanced Hotspots Hotspots viewpoint (change)													In	el V	Tune
💶 Collection Log 🕘 Analysis Target 🔲 Analysis Type 🖪 Summary 🐼 Bottom-up 💰 Ca	iller/Callee	Topic	down Tree	Tasks a	end Fram	8									
Grouping: OpenMP Region / Function / Call Stack															
		0;	enMP Pot	ential Gain		8	OpenMP	Potent	ial Gain	(% of Collect	on Tim	0 8	here	Num.	0.00
OpenMP Region / Function / Call Stack	Imbalance	Lock Con	Creation	Scheduling	Reduc.	Other	Imbalance (%)	Lock Con		Scheduling (%)	Red (%)	Other (%)	Elaps Time	Ope_ thre_	
D.con_grad_SompSparallel24@/home/vtune/weik/apps/NPE/NPE3.31/NPE3.3-OMP/CG/cg./514695	0.206s	Ūš	0.000	3.128]					25.9%	0.0%	0.0%	11,7565	24	7
IMAIN_SompSparallel24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f185:231	0.075s	0.000s	05	01	0	0.000s	0.6%	0.0%	0.0%	0.0%	0.0%	0.0%	0.285s	24	1
(II[Serial - outside any region]						01				/		0.0%	0.0131		
EMAIN_SompSparallel24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:339:345	0.000s	05	05	Qs	0	0.000s	0.0%	0.0%	0.0%	0.0%	0.0%	0.0%	0.001s	24	7
IEMAIN_SompSparalleh24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f:361:365	0.000s	0s	01	0s	0	05	0.0%	0.0%	0.0	0.0%	0.0%	0.0%	0.001s	24	75
g of	Dyna	mic	sche	dulin	g 0\	erh	ead		1						


 Advanced Hotspots Hotspots viewpoint (change) Hotspots Viewpoint (change) Edection Log Analysis Target Analysis Type Sommary Bottom-up Collection Log 	aller/Callee	Top-d	lown Tri	e 2	Teks	ind Fram	1		11	nba	lan	ce				Inte
Grouping: OpenMP Region / Function / Call Stadk								1								
		OpenM	P Poten	tial Gain	ŝ.	8	OpenN	Pot	otential Gain (% of Collection Time)						Number	t
OpenMP Region / Function / Call Stack	Imbalance	Lock Con	Crea	Sch	Red.	Other	Imbal	ce (%)	Lock Con		Sch (%)	Red (%)	Other (%)	Elapsed	of OpenM threads	
ii conj_grad_5omp5parallet24@/home/vtune/work/apps/N#8/N#8331/N#833-OMP/CG/cg.6514695	3.944	-	0.000	0.Mil		0.000		34.6%	0.0%	0.0%	0.0%	0.0%	0.1%	11.095s	24	20
#MAIN_SompSparallel.24@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f185/231	0.0861	0	0	01	0	0.000s	_	0.8%	0.0%	0.0%	0.0%	0.0%	0.0%	0.2861	24	1
R[Serial - outside any region]						0s							0.0%	0.012s		
# MAIN_SompSparallel:24@/home/vtune/work/apps/NPB/NPB3.3.1/NP83.3-OMP/CG/cg.f339:345	0.000s	01	t 0s	05	0	s 0s		0.0%	0.0%	0.0%	0.0%	0.0%	0.0%	0.001s	24	7
EMAIN_SompSparallel24@/home/vtune/work/apps/NP8/NP8331/NP833-OMP/CG/cg.f381365	0.000	0	s 0s	05	0	s 0s		0.0%	0.0%	0.0%	0.0%	0.0%	0.0%	0.001s	24	2
# MABN_SompSparallel28@/home/vtune/work/apps/NPB/NPB3.3.1/NPB3.3-OMP/CG/cg.f.263:269	0.0001	01	t 01	01	0	1 Os		0.0%	0.0%	0.0%	0.0%	0.0%	0.0%	0.000s	24	1

MPI Performance Snapshot Scalable profiling for MPI and Hybrid

Lightweight – Low overhead profiling for 32K+ Ranks

Scalability- Performance variation at scale can be detected sooner

Identifying Key Metrics – Shows PAPI counters and MPI/OpenMP imbalances



Summary/Call to Action

Participate in the Beta Program today!

- Register at bit.ly/psxe2016beta
- Or simply send e-mail to vector_advisor@intel.com

Submit Feedback via Intel® Premier Support

Tell us about your experiences using the Intel® Parallel Studio XE 2016 Beta



Additional Resources

All links start with: https://software.intel.com/

Learn more about Vectorization Advisor:

https://software.intel.com/en-us/articles/vectorization-advisor-faq https://software.intel.com/en-us/intel-advisor-xe

Vectorization Guide:

https://software.intel.com/articles/a-guide-to-auto-vectorization-with-intel-c-compilers/

Explicit Vector Programming in Fortran: https://software.intel.com/articles/explicit-vector-programming-in-fortran

Optimization Reports:

https://software.intel.com/videos/getting-the-most-out-of-the-intel-compiler-with-newoptimization-reports

Beta Registration & Download:


https://software.intel.com/en-us/articles/intel-parallel-studio-xe-2016-beta


For Intel[®] Xeon Phi[™] coprocessors, but also applicable:

https://software.intel.com/en-us/articles/vectorization-essential https://software.intel.com/en-us/articles/fortran-array-data-and-arguments-and-vectorization



Recap







	4.4	1.1	3.1	-8.5	-1.3	1.7	7.5	5.6
т	-0.3	-0.5	0.5	0	0.1	0.8	0.9	0.7
=	4.1	0.6	3.6	-8.5	-1.2	2.5	8.4	6.3



(intel)

Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE. MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2015v, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

Optimization Notice