SAMPA

Digital Block

Status & Progress

27/05/2015

Bruno Sanches

Arild Velure

- In the last months from the Last Design review the following tasks have been realized in relation to the SAMPA digital block:
- Source / Functionality
 - Implementation of the configuration block for the new TPC channel reordering scheme
 - Changes in the data pipeline
 - Corrections in the filters (Baseline correction)
 - Arithmetic
 - Exceptions
 - Implementation of the triple module redundancy (TMR) on:
 - channel data-path configurations
 - filter pipeline configuration
 - full global chip registers are now TMR protected too
 - Full TMR status on Next Slide
 - Implementation of the Analog Baseline trimming registers and outputs
 - Linting of the source code
 - Changes in the Neighbor module datapath and new memory configuration
 - Sync routine to search for the first packet
 - Hamming corrections of the received headers

- On Implementation / Backend Side
 - Changes in the Neighbor module datapath and new memory configuration
 - Reuse of existing IP s to make the module
 - Header memory (same as channels)
 - Data, made of 4 instances of a previous requested memory 1K
 - Implementation of the DFT (Design for Test) scheme
 - Implementation of a faster sync module for the neighbor input to meeting timming
 - Initial floorplan of the updated sources were performed
 - Tried out in Backend flow
 - New floorplan developed and adapted to the new requisites
 - TMR
 - TPC Serial out reorder
- Adoption of the New TSMC13 design kit release from VCAD in 2015 in the new runs

- Tasks In progress now:
- In relation to source:
 - Changes in the data pipeline
 - Remove data jams before the buffer memory
 - Faster data write needed
 - Will trigger the removal of several FIFOs
 - Save power and area
 - Several changes in DFU, ZSU and Ring Buffer triggered
 - More work...
 - Very difficult to test and validate
 - Long simulations
 - Not possible to multi process...
 - Changes in the clock domains triggered by the data flow too
- Development of the test-benches
 - Filters
 - Full chip dataflow
- Running backend flow for the new codes and providing feedback to the development stage

- TMR STATUS
 - Complete implemented
 - Easy TMR select in the modules
 - Filters Datapath
 - TMR not enable in the moment
 - Area limitations

1	Percent	Comment	TMR type
pt_logic	100		intermodular
wr_pt_logic	100		intermodular
rd_pt_logic	100		intermodular
ring_buffer	100		only syncs
rb_input	100		
rb_ouput	100		
serialout	100		
clkgen	100		intermodular
heartbeat	100		intermodular
empty	100		intermodular
sync	100		intermodular
synchronizer	100		intermodular
synchronizer_ae	100		intermodular
synchronizer_re_toggle	100		intermodular
globrgu	100		module
lcore	100		only syncs
tmr_reg	100		intermodular
trg_gen	100		only syncs
bxcount	100		intermodular
evtman	100		intermodular
rstman	100		intermodular
NBRB	-	no flipflops	
nb_input	100		intermodular
NBinput	100		intermodular
neighbor	100		only syncs
holder	100		intermodular
dfu	100		intermodular
zsu	100		intermodular
bc3	100		intermodular
bc2	100		intermodular
IIRfilter	-	only data flow	
presamples	100		intermodular
chrgu	100		module

Dereent

TMD turns

- Most Important Pending Tasks:
- In relation to source:
 - 1-) Changes in Data formatting unit -> ring buffer -> Memory interface
 - 2-) Neighbor block
 - we have timing issues there, and this need to be fixed to work at least in half of the input freq
 - multicycling
 - 3-) ERRORs block...
 - We should account for errors and problems found in TMR, state machines and in the memory test scheme
 - 4-) implement a quickly and simple memory test (checkerboard) when the test mode start

5-) BC1


- we want to make some improvement on VPD, like did in BC2...
- 6-) DS (tail cancelation)
- The team is not sure about the correctness of the filter, it is almost there, but probably need some small fixes
 - Feed back over one case of use should be important (Set of Coefficients)

• Most Important Pending Tasks:


7-) "toppic 0", Testbenches for:

- BC1
- BC2
- BC3 (probably concluded, 100% coverage, used random data)
- ZSU (In progress, ~70% coverage at the moment)
- DFU
- DS
- Full data flow of the chip
 - In progress
 - Very slow
- Full data flow in gate level
 - First results from backend are ready
 - Starting to adapt the TBWs for this
 - Even slower to run


· New proposed Floorplan



- · The Layout
 - Actual version of SAMPA
- · At left:
 - · 32 X 10b bus
 - ADC Connections
- Data flows to the center right of the chip
 4X serial outputs at 320Mbps
 - .
- Full layout made with
 - · Last version of the code
 - · Including TPC serial out reordering
 - MCH header suppression
 - · Corrections on MCH Neighbor input



- · The Layout
 - Actual version of SAMPA
- · At left:
 - · 32 X 10b bus
 - · ADC Connections
- Data flows to the center right of the chip
 - 4X serial outputs at 320Mbps
- · Full layout made with
 - · Last version of the code
 - · Including TPC serial out reordering
 - MCH header suppression
 - · Corrections on MCH Neighbor input



•Small Question about zero suppression to TPC / MCH:

Should we suppress two single samples spaced by one sample under the threshold?

By now you have a configurable zero suppression scheme that can filter glitches of:

a-) one sample above the threshold

b-) two

c-) the glitch filter can be disabled setting this number of samples to zero

*This point was found making a comparison with the filters on SALTRO, that implement this auto merging of one sample

 \rightarrow this imply that two shots separated by one will be taken as a 3 sample cluster, generating more one Time count mark and one Cluster size mark, or even a two word cluster sum result.

Ele Edit Yew Add Format Jook Bookmarks Window Help

•	1965														
🚺 i Jawith	81	hundhund	uuuuuuu	hnnnhnnn	տուրույն	nhnnn	hunnhun	տիտոտիու	nnnhnnn	հուսորո	տորսու	hnnn	unnhn	որորորը	
🕹 (Jaujata)	81														
🖬 📥 Canallant	17500000000		15.000000							0.0.0.000 [-]	1.5000 - 1 110	533033 <mark>-</mark>	1.05		8
🐥 (Jackbergen 🐥	176,6														
🖸 🔷 (Jan (2006	7500000	175000000													8
مايندي 🔔 🛛	[fhotosococococococococococococococococococ	1.2200000000													4
B-Q LouidrOelastre	boccontrol b		1 1 14000000005 [30		والمحافظ والمتحادي والمتحاد والمتحاد والمحافظ والمحاد والم						ويتصبحه والمتحدث والمتحدي والمتحديد وبراعت				8
0 0 (10)	17500000000	the (schemonica)						i intelesco	the second s	A DESCRIPTION OF TAXABLE PARTY.					
0.00		Interna (international)												1 1.150000000	8
B-Q (0)	1276000000001	1500000													
P O	5750000000000	artenen - Esternet													
P P P	100000000000000000000000000000000000000	arkananan (1250a)						ии 							E.
0 0 0	when a second second														
000		Phone I													
0.00	101000000000	Thuuuuu						1500000							
0 0 (0	15-00000000	sistements				_									
6 0	in the second second	shauuuuu					1 Turkey		1.1.55		anteresta i fatt		1 1 1 1 1 1	1 1	â.
B CouldroninterAm	Presentation of the local division of the lo														
e 🔆 (10)	Liberouseneer	175. 17.500000000000						1115000							
000	17-00000000000000	theu. (Passassas						l Infecto							ā.
660	- 11-000000000000000	ITALIU IITAODOOD						oo i lase							
B 4 (5	L Passana and a second	Distance Pression													ā —
00 🕹 00	175000000000000000	Concernant (1950)			_										ā -
6 6	1.7.00000000000000000000000000000000000	150000000 01550	00000000							the second s					8
B 🔆 (1)	LTHORNOOD	1750000000 - EP													
000	17500000000000000	information of the	1 Tonin in the second												
0 🗘 🖓	17.000000000000000000000000000000000000	15000000000	(1.5-0000000000000000					1740000000000	1 117000	0000000 III (11760	aar u l iitteaa	000000	I Instance		<u>i</u>
🙃 🔷 CO	L Photosocococococo	15000000000	1					11:500000000		aaaaaa ma	5000		111,50		
😐 🔷 🕅	17-000000000000000							98A	101			••••••			8
🛶 i Jacobistationen	14.2									n					
🕒 🕹 LautirOdasheflag	PASE PASE TRU			A DEPARTMENT	a sala a bala da bala da ba										Ē
-\$ (10) -\$ 00 -\$ 00	742					ΠΓ									
F\$ 68	TA E														
= \$ 00	111.E FA-22														
	74.2														
	TRUE FASE														
F Y G	TAR.												_		
19 19	7452 7452			_									-		
TY OF	142														
TX W	44.2 74.2											-			
	VAR					_									
📥 i saullag															
 LouidrCelaubreFlagik) 	70.0					_				-			1		
D-4 (aut)	120														i i
And Constant	Barton and												1		
													1		
(8)	200/2020/1-20														
C B 4 Nov	20600500 ge	8 19000	9 ₀₀				500000 25	4000000 pt		000.pg	8000000 ps	999000	×	200000 pt	
Cursor 1	9800500 pa	3 12000	¢ps2000		XXX 28 4		3000000 pa	6000000 pe	80	Wp.	800000 ps	9000	¥ø.		

Wave

Thanks