

Power distribution in future experiments

F.Faccio, G.Blanchot, S.Michelis, C.Fuentes, B.Allongue, S.Orlandi CERN – PH-ESE

Outline

\triangleright Power distribution in the trackers

- zIn LHC trackers
- Projection to SLHC what needs to be powered?
- \triangleright How to meet the new requirements
	- \bullet HEP efforts to improve trackers
	- Using DC-DC converters
	- \bullet A proposed power distribution scheme
- \triangleright Implementation of the scheme
	- DC-DC converters basics (operation, losses)
	- zComparison of different topologies
	- zChoice of topologies and estimated efficiency
- ¾ Challenges for successful development
	- Radiation tolerance
	- zEMI (conducted and radiated noise)
- ¾ Conclusion

Distributing power

Current path from PS to module (or more seldom star of modules) and return. Cables get thinner approaching the collision point to be compatible with material budget.

ESE Seminar, Sept08 **F.Faccio, PH/ESE** 3

Distributing power

A few numbers

 \blacktriangleright These numbers are approximate, useful to get a feeling

- \blacktriangleright Total consumption in CMS tracker (strip + pixels)
	- \bullet 33 kW on active electronics, 16 kA
	- \bullet Power lost on cables $P=R^2=33$ kW (out of which 14 kW inside the tracker)
	- \bullet With basic "average" assumptions (cable length 10m including return, all copper cables) this is equivalent to about 300 Kg of copper in the tracker volume!

SLHC scenario

¾ SLHC trackers: 10x more channels

 \bullet Impossible to linearly extrapolate the present scheme, this would result in much more material (cooling and/or cables)

¾ Need to work on two aspects:

- Minimize power required by electronics
- \bullet Decrease the current to be brought to the tracker in $\frac{1}{2}$ and $\frac{1}{2}$ order to limit the power lost on cables $(\mathsf{R} \mathsf{I}^2)$
- \bullet Only the combination of the two will lead to ^a better tracker

What needs to be powered? (1)

All ASICs will be manufactured in an advanced CMOS (or BiCMOS) process, 130nm generation or below. Here we consider only CMOS ASICs.

Front-End readout ASICDetector moduleetector ------------ I_{digital} ≥ I_{analog} (for instance, current projection for ATLAS Short Strip readout is I_{analog} ~ 20mA, I_{digital} ~ 60-100mA) - 2 power domains: V_{an}=1.2V, V_{dig}=0.9-0.8V (as low as possible) - Clock gating might be used => switching load De Read-out **Hybrid/Module controller** - Ensures communication (data, timing, trigger, possibly DCS) - Digital functions only hybrid - It might require I/Os at 2.5V **Rod/stave**Other than the **rod/stave controller optoelectronics components** will also have to be used **controller,** used, requiring an additional power domain (2.5-3V)

ESE Seminar, Sept08 **F.Faccio, PH/ESE 7 7**

What needs to be powered? (2)

Summary

- 3 Voltages to be provided to minimize power consumption:

- 2.5V for optoelectronics and (maybe) control/communication ASICs
- 1.2V for analog circuitry in FE ASICs
- 0.8-0.9V for digital circuitry in FE ASICs. This domain uses most of the current!
- Digital current might be switching in time (to really minimize the power)

Power and Current in LHC/SLHC

- Projection based on current estimate for ATLAS upgrade
- Only accounting barrel detector, power from Readout ASICs only

- SCT is LHC ATLAS Silicon Tracker detector, to be replaced (grossly) by Short Strip layers in present upgrade layout (strawman design)

Outline

- ¾
	- \bullet • In LHC trackers
	- **z** \bullet Projection to SLHC – what needs to be powered?
- \triangleright How to meet the new requirements
	- \bullet HEP efforts to improve trackers
	- Using DC-DC converters
	- \bullet A proposed power distribution scheme
- \blacktriangleright **> Implementation of the scheme**
	- \bullet
	- z
	- \bullet Choice of topologies and estimated efficiency
- ¾▶ Challenges for successful development
	- \bullet Radiation tolerance
	- zEMI (conducted and radiated noise)

▶ Conclusion

 \blacktriangleright

DC-DC conversion options DC

- ¾ Switched devices
	- \bullet Cyclic transfer of energy from input to storing element, where it is used by the load
	- \bullet Different types:
	- \bullet • Magnetic converters
		- Use of inductors to store energy

- By far the most commonly used type of converter
- Some work ongoing or planned in Yale & BNL (commercial components),
- \bullet Switched capacitors converters
	- Use of capacitors to store energy
	- ō Mostly used to step-up the voltage (charge pumps), but step-down solutions are also found
	- Some work ongoing in LBNL (custom integrated component), PSI (on-chip converters) and INFN Florence (custom component with discrete devices)
- \bullet Piezoelectric transformers
	- Use of ceramic materials to transfer energy from primary to secondary side, exploiting piezoelectric effect
	- ò No commercial step-down component available
	- ò Proposed by University of Tokyo within ATLAS

Magnetic field tolerance

ESE Seminar, Sept08 **F.Faccio, PH/ESE 13**

Which inductor to use?

- ¾ Air-core inductors can be manufactured in different configurations (planar, solenoidal, thoroidal, \ldots) and a choice should be made
- \blacktriangleright Value: reasonably limited in range 100-700nH
- ¾Equivalent resistance (ESR) determines converter efficiency to sensible extent

olenoidal

Planar (on PCB) ESR~100mΩ

wmmetrical snira

ESE Seminar, Sept08 **F.Faccio, PH/ESE 14**

Thoroidal Thoroidal
ESR∼20-30mΩ

Proposed po ^e d st but ^o sc ^e ^e power distribution scheme

Conversion stage 1 (ratio 4 4-5.5)

-Vin=10V => high-V technology

-Same ASIC development for analog and digital, only feedback resistive bridge is different

Conversion stage 2 (ratio 2)

- Embedded in controller or readout ASIC

- Closely same converter for analog and digital (different current, hence different size of switching transistors): macros (IP blocks) in same technology

ESE Seminar, Sept08 **F.Faccio, PH/ESE 15**

 \Box

Implementation example

Summarizing proposed scheme

¾**Components needed:**

- \bullet ASIC for conversion stage 1 (10V in, hence "high-V" technology)
- \bullet ASIC macro (IP) for conversion stage 2 (in the FE ASIC technology)
- Air-core inductor(s)
- \bullet • SMD Capacitances

¾**Features**

- \bullet Conversion ratio close to 10 allows for considerably decreasing power loss on cables__________
- Only 1 power line (10V) from off-detector, all other voltages generated locally
- Capability to power both analog and digital domains with required voltage to minimize power – even in the event of switching loads
	- Only inefficiency due to conversion losses
- \bullet High modularity
	- On-chip conversion stage allows in principle each ASIC to be turned on/off independently (power groups can also be envisaged):
		- Controller ASICs can be turned on first and alone easy start-up condition
		- o Depending on the modularity, defective FE ASICs (or groups) can be turned off to prevent the rest of the hybrid to be affected

Outline

¾

- \bullet • In LHC trackers
- **z**
- ¾
	- \bullet
	- **z**

Radiation tolerance

z \bullet - A proposed power distribution scheme

\triangleright Implementation of the scheme

- \bullet DC-DC converters basics (operation, losses)
- \bullet Comparison of different topologies
- \bullet Choice of topologies and estimated efficiency

▶ Challenges for successful development

EMI (conducted and radiated noise)

 \bullet

z

▶ Conclusion

¾

 \blacktriangleright

Losses in switching converters converters

- ¾ \triangleright Losses are responsible for inefficiency. They can be classified in:
	- \blacksquare Conductive losses
	- **Switching losses**
	- Driving losses
	- \bullet Losses in control circuit (generally negligible)

Different converter topologies (1/3)

The following DC/DC step down converter topologies have been evaluated and compared in view of our specific application.

1.Single phase synchronous buck converter

- Simple, small number of passive components Larger output ripple for same C_{out}
- U Not suitable for high currents with available $\left\{\begin{array}{ccc} \sim & \sim & \sim \\ \sim & \sim & \sim \\ \sim & \sim & \sim \end{array}\right\}$ R_{load} commercial inductors (limited in max RMS commercial inductors (limited in max RMS current)

2. 4 phase interleaved synchronous buck converter $V_{\text{in}} \rightarrow \frac{1}{Q_1} \rightarrow \frac{1}{Q_2}$

- Complete cancellation of output ripple for a conversion ratio of 4 (with small C_{out})
- Smaller current in each inductor (compatible with available commercial inductors)
- ↓ Large number of passive components
- More complex control circuitry

Different converter topologies (2/3)

- **3. Two phase interleaved synchronous buck converter with integral voltage divider**
	- Complete cancellation of output ripple for a conversion ration of 4 (with small C_{out})
	- Simpler control and smaller number of passive components than 4 phase interleaved

4. Multi-resonant buck converter

- ↑ Very small switching losses (zero voltage and zero current switching)
- - **Current waveforms have high RMS** value => high conductive losses => lower efficiency
	- Voltage waveforms have high $\frac{1+1}{2}$ peaks, possibly stressing the technology beyond max Vdd
- Different loads require complete retuning of converter parameters

ESE Seminar, Sept08 **F.Faccio, PH/ESE** 22

Different converter topologies (3/3) ^e ^e t co ^e te topo og es

5.Switched capacitor voltage divider

- rather simple, limited number of passive components
- ↑ lack of inductor => good for radiated noise and for compact design $\begin{array}{ccc} & & \text{if } \\ \hline \end{array}$
- No regulation of the output voltage, only integer division of the input voltage
- ↓ Efficiency decreases with conversion +ratio (larger number of switches)
- Good solution for ratio = 2 , for which high efficiency can be achieved

Co ^e ^s ^o stage topo ogy Conversion stage 1: topology

Waveforms of the different topologies have been computed with Mathcad, and conversion losses have been estimated for each of them in the same conditions:

 V_{in} = 10V, P_{out} = 6W, V_{out} = 2.5V (step down ratio = 4), use of AMS 0.18um technology (vertical transistor) with approximate formula to account for switching losses

The best compromise in terms of efficiency, number of components required, complexity and output ripple is the 2 phase interleaved buck with integrated voltage divider.

Conversion stage 1: frequency

- ¾ For the chosen topology, more accurate calculations in different technologies (AMIS 0.35, AMS 0.18) have been carried out. This time switching losses have been estimated with dedicated simulation runs.
- ¾Best results obtained with AMS 0.18 => all following calculations refer to this technology
- ¾ Quasi-Square-Wave (QSW) operation, where inductor current goes slightly negative at each cycle, turned out to be give higher efficiency in all cases (all switching but one are done in either zero-voltage or zero-current conditions)
- ¾ Note that Inductor value changes at each frequency and load condition to keep QSW operation. Inductor parameters taken from Coilcraft RF 132 Series
- ¾For both "analog" (V_{out}= 2.5V) and "digital" (V_{out}= 1.8V) conversion stages, the highest efficiency is found for a working frequency of 1MHz. The curves below are for P_{out}= 6W.

ESE Seminar, Sept08 F.Faccio, PH/ESE 25

limplementation: conversion stage 1

 \blacktriangleright The final result of our study is that, for the development of a unique ASIC conversion stage 1 for both analog and digital power distribution, the best solution is:

- z2-phase interleaved buck with integrated voltage divider
- zSwitching frequency = 1 MHz
- zOn-resistance of switching transistors = 30 m Ω
- ¾ The inductor can be chosen for the specific output current wished in the application, achieving the efficiency estimated in the graphs below for the AMS 0.18 technology (Coilcraft RF 132 series inductors are used)

limplementation: conversion stage 2

- \blacktriangleright Two converters to be embedded on each chip
	- Output current rather modest (20-200 mA)
	- Inductor-based converters not envisageable:
		- With on-chip inductors (high ESR) the efficiency would be extremely low
		- • The use of several discrete inductors per ASIC is not desirable – already only for system integration purposes
	- z Switched capacitor converters more suitable
		- Acting as voltage divider (÷2)
		- They unfortunately do not provide regulation, which must be relied on from conversion stage 1
		- Achievable efficiency has been estimated, then refined with ^a quick simulation in ^a 130nm 130nmtechnology (use of I/O transistors)
			- z Efficiency (Vin=1.8V, Vout=0.9V, Iload=166mA, f=20MHz) = **93%**
			- zIt should be pointed out that no study on the optimization of this converter has been made one only topology, with one fixed frequency has been studied (efficiency can be improved further by decreasing the frequency, for instance).

Effic ^e cy ^o t ^e t ^o stages iency of the two

The efficiency of the two stages is equal to the multiplication of the efficiency of each stage:

- ¾ Analog: 90%*93%=84%
- \triangleright Digital: 87%*93%=81%

Projection for total power total

Projection to SLHC ATLAS SS tracker

- Comparison of SCT (present ATLAS strip tracker) and Short Strip strawman design for SLHC

- Power loss in cables only for last Patch-Panel at the edge of the tracker, in the hypothesis of
- 1 Ω resistance on the return path per cable
- For DC-DC conversion, we assume 10V input voltage to the stave/rod

Outline

¾

- \bullet • In LHC trackers
- \bullet Projection to SLHC what needs to be powered?
- ¾
	- \bullet
	- \bullet
	- \bullet A proposed power distribution scheme
- \blacktriangleright
	- \bullet
	- z
	- zChoice of topologies and estimated efficiency
- ¾ Challenges for successful development

EMI (conducted and radiated noise)

z Radiation field

 \bullet

▶ Conclusion

¾

Challenges: radiation field

- ¾ The converter requires the use of a technology able to work up to at least 15-20V
	- Such technology is very different from the advanced low-voltage (1-2.5V) CMOS processes used for readout and control electronics, for which we know well the radiation performance and how to improve it
- ¾ High-voltage technologies are typically tailored for automotive applications
	- z Need to survey the market and develop radiation-tolerant design techniques enabling the converter to survive the SLHC radiation environment (> 10Mrd)
	- zA 0.35 μm technology has been extensively tested (see next slide)
	- In the near future, 3 other technologies will be tested in the 0.18-0.13μm nodes
- ¾> Properties of high-voltage transistors largely determine converter's performance
	- zNeed for small Ron, and small gate capacitance (especially Cgd) for given Ron!

Irradiation results 0.35 μ**m technology**

- ¾ Type of devices studied:
	- z High-voltage transistors:
		- Vertical NMOS (rated 80V Vds, 3.3V Vgs), standard and ELT layout
		- Lateral NMOS (rated 14V Vds, 3.3V Vgs), standard and ELT layout
		- Lateral PMOS (rated 80V Vds, 3.3V Vgs)
	- Low-voltage ("logic") transistors, standard and ELT layout for the **NMOS**
- ¾Irradiation with both X-rays (TID) and protons (TID and displacement damage)
- ¾ Results:
	- \bullet Vertical NMOS: if ELT layout, TID is ok. BUT displacement damage dramatically increase Ron!
	- z• Lateral NMOS: if ELT layout, TID is ok. BUT this layout lead to failure to stand high voltage after proton irradiation. Different ELT layout needed, or rely on annealing…
	- Lateral PMOS: no leakage, BUT large increase of Vth with TID, and additional increase of Ron with displacement damage
- ¾ Conclusion:
	- **a** The use of lateral NMOS might possibly lead to a radiation tolerant converter, but the performance would not be very attractive (small efficiency)

Outline

¾

 \bullet • In LHC trackers

 \bullet Radiation field

- \bullet Projection to SLHC what needs to be powered?
- ¾
	- \bullet
	- \bullet
	- \bullet A proposed power distribution scheme
- \blacktriangleright
	- \bullet
	- z
	- zChoice of topologies and estimated efficiency
- ¾ Challenges for successful development
	- EMI (conducted and radiated noise)

¾

 \bullet

▶ Conclusion

- \blacktriangleright The switching converter can inject noise in the FE system it powers
	- \bullet Conducted noise (via power cables)
	- \bullet Radiated noise (EM field from inductor, loops, and switching nodes)
	- **z** The two are interlinked since any current in a loop radiates…

Conducted noise

- \blacktriangleright Conducted EMI falls into two basic categories
	- Differential Mode, also called symmetric or normal mode \bullet
	- zCommon Mode, also called asymmetric or ground leakage mode

Common Mode current in unshielded and badly grounded systems radiates > 3 orders or magnitude more than the same differential mode current.

Conducted noise measurement

- \blacktriangleright **► Reference test bench developed** within ESE
	- \bullet Well defined measurement methods for reproducible and comparable results.
	- \bullet **Independence from the system** and from the bulk power source.
	- \bullet Arrangement of cables, input and output filter (LISN) around the converter under test, all above a ground plane.

Characterization of DC-DC prototypes i

- ¾ \triangleright Several prototypes built and measured
- ¾ Noise peaks at switching frequency (main) and harmonics
- ¾ Similar result towards input and output

Measurements with Vin=10V, Vout=2.5V, Iout \neq 1A

Characterization of DC-DC prototypes i

Modeling common mode noise

- \blacktriangleright A model for a prototype (version 3) has been developed and simulated with **PSPICE**
	- zAll stray capacitances due to the board layout have been extracted with Q3D
	- z Switching transistors replaced by voltage source (from measured Vds) and equivalent passives (R,C)
	- \bullet • All discrete passive components have been fully characterized (ESR, ESL)
- \blacktriangleright Good agreement between model and experiment (up to 10MHz)
- \blacktriangleright Large influence of input-output capacitors – value and ESR, ESL!

Radiated noise

- \triangleright Cyclic current variations in the inductor (dl/dt) generate a cyclic magnetic field (dB/dt)
- ¾ Voltage (and current) develops on any loop crossed (and any loop by dB/dt
- \triangleright For the FE readout circuits, the most sensitive loop is at the preamplifier input
- ¾ Coupling mechanisms and curing strategies are under study
	- Measurements on TOTEM Si Strip modules using the VFAT readout chip
	- 3-D Simulation of magnetic field (Ansoft Maxwell)

3-D simulation of magnetic field D

- ¾Simulation of a Coilcraft 580nH inductor
- \blacktriangleright DC current of 1A flowing in the inductor
- \blacktriangleright Field intensity quickly drops with distance
- \blacktriangleright At 1cm from the inductor, field is about 12μ T

Measurements on TOTEM modules

- \triangleright System: Totem Test Platform (TTP) with hybrid equipped with 4 VFAT and sensor (thanks to our TOTEM colleagues)
- ¾ Disturbance generated by 538nH Coilcraft inductor with sinusoidal current of 1A_{pk} at 1MHz
- ¾Inductor is moved in different positions

ESE Seminar, Sept08 **F.Faccio, PH/ESE ESE Seminar, Sept08** 42

Measurement on TOTEM modules

- \triangleright Work is on-going, no final result yet; only a few points worth summarizing:
	- No noise increase measured in hybrids without detector. As suspected, dominant coupling is at the input loop
	- Apparent noise when positioning the inductor on top of bonding and detector
	- Noise quickly decreases when distance is increased
	- Noise dramatically increase with frequency
	- \bullet Shielding with thin (>100 μ m) Al layer eliminates noise
- ¾ Need to model the coupling mechanism:
	- How much is capacitive?
	- What is the loop and how we can minimize it?
	- How to shield efficiently and practically?

Conclusion

- ¾ Requirements of SLHC trackers call for new and more efficient power distribution system for better performance
- ¾ The use of DC-DC converters on-stave/hybrid has the potential to meet the requirements
- ¾ Converter topologies have been chosen for a proposed power distribution scheme with a total efficiency better than 80%
	- z Special components needed: an ASIC in a high-voltage technology, an IP block, an air-core inductor
- ¾ Prototype phase started (an ASIC buck converter exists and is being characterized)
- \triangleright Specific challenges in view of successful development:
	- Availability of radiation-tolerant high-voltage technology
	- Choice of appropriate inductor
	- \bullet EMI issues mastering conducted and emitted noise
- ¾ Scheduled end of the project: March 2011