

VLSI Implementation of Greedy based Distributed Routing Schemes for Ad Hoc NetWorks

Monday, 13 February 2006 11:00 (20 minutes)

We describe a VLSI implementation based on FPGA of a new greedy algorithm for approximating minimum set covering in ad hoc wireless network applications. The implementation makes the algorithm suitable for embedded and real-time architectures.

Summary

Recently, a new greedy algorithm for approximating minimum set cover has been presented (see SIGEF Congress New Logistics for the new economy” Naples Italy 2001). The algorithm while not randomized, is based on a probability distribution that leads the greedy choice.

It shows very good empirical performances and it has successfully been applied in wireless network applications, where greedy algorithm for set cover produce sets of nodes that can be used to form a virtual backbone.

The cost of probability distribution evaluation can still be unaffordable in real-time applications.

In this paper we describe a version of the algorithm that has been specifically tailored to run on platforms with minimal hardware.

Together with the algorithm description we describe an hardware demonstrator we developed and the results we obtained.

Primary authors: Prof. ALOISIO, Alberto (INFN); Dr RAMPONE, Salvatore (Universita' del Sannio); Dr IZZO, Vincenzo (INFN); Dr BRANCHINI, paolo (INFN)

Presenter: Dr BRANCHINI, paolo (INFN)

Session Classification: Poster

Track Classification: Online Computing