



I r f u
cea
saclay

LABORATOIRE
DE L'ACCÉLÉRATEUR
L I N É A I R E



Update of the SAM chip performances




eric.delagnes@cea.fr
breton@lal.in2p3.fr

Saclay's experience on SCAs: > 100k channels working worldwide

Irfu
cea
saclay

LAL
LABORATOIRE
DE L'ACCELERATEUR
LINEAIRE





The ARS0 chip: first GS/s sampler designed @ Saclay

l r f u
cea
sacalay

LABORATOIRE
DE L'ACCELERATEUR
LINEAIRE

- Gsample/s time expander chip originally developed for the ANTARES experiment based in the Mediterranean Sea.
- Based on sampling-DLL technique :



AMS CMOS 0.8 μ m

- 5 channels /chip, 128 cells per channel.
- Circular buffer
- Sampling @ 1 GHz
- Limited to 80 MHz BW because of input buffers
- Readout ~ 1 MHz/sample triggered by an external signal
- A programmable number of cells is read starting from a programmable offset from the trigger
- Low power (500mW).
- 8-9 bits dynamic range

Heart of the ARS1 chip for ANTARES

Used @ CEBAF by IN2P3/LPC


Used by HESS I

5000 chips in use

The SAM (swift analog memory) chip for the HESS2 experiment



- Same functionalities than ARS0 but with higher performances:
- High RO speed Gsample/s time expander chip.
- Required to treat the extended dynamic of the new telescope



Number of ch	2 differential
Number of cells/ch	256
BW	> 250 MHz
Sampling Freq	700MHz-2.5GHz
High Readout Speed	>16 MHz
Simultaneous R/W	No
Smart Read pointer	Yes (integrate a 1/Fs step TDC)
Few external signals (<> from MATAcq).	
Many modes configurable by a serial link.	
Auto-configuration @ power on	
Low cost for medium size prod=>	AMS 0.35 μ m

6000 ASICs manufactured, tested and delivered in Q2 2007

NIMA, Volume 567, Issue 1, p. 21-26, 2006



Principle of the SAMPLING MATRIX


lrfu

cea

saclay



1 ampli/line



short DLL:
less jitter

1 delay servo-control /col: stability

Parallelized
Readout

Advantages/ Drawbacks of the Sampling MATRIX structure

I r f u

cea

saclay



- Short DLL:
 - smaller jitter.
 - junction between DLLs.
 - potential coupling between Analog Signal and DLL control voltage.
- 1 servo control of Delay / Col: => high stability.
- Analog Input Buffering:
 - High input impedance:
 - Linearity.
 - No DC input current
 - No Ringing. Flat response
 - Power consumption.
 - BW limitation
- Analog Bus Split in divisions : lines
 - shorter analog bus :
 - More uniform bandwidth.
 - less analog delay along the bus.
 - Parallel readout => faster readout.
 - 1 buffer / line :
 - Better analog BW/power consumption FOM.
 - Spread of the buffer bandwidth.
 - Offset between lines (corrected by DAC on-chip).
- Initial Philosophy: No Off-chip correction (pedestal, amplitude, time)=> limit external computing.

Fixed Pattern Aperture Jitter

l r f u

cea

saclay




Device Mismatches of components in the delay chain :

=> spread of delay duration.

=> error on the sampling time.

=> fixed for a given tap => fixed pattern aperture jitter

- spread of single delays => **time DNL**.
- cumulative effect => **time INL**.
- systematic effect => possible correction if cell index is known
Drawbacks: computing power + non equidistant samples (FFT).
=> Good calibration required.



Jitter vs DLL length

I r f u 2 sources of aperture jitter :



- Random aperture jitter (RAJ).
- Fixed Pattern Aperture Jitter (FPJ).



- Inside the DLL, jitters are cumulative. Assuming there is no correlation:
- For RAJ, the aperture jitter @ tap j will be

$$\sigma_{Rj} = \sqrt{j} \cdot \sigma_{Rd} \quad \text{if } \sigma_{Rd} \text{ is the random jitter added by a delay tap}$$

- For FPJ


$$\sigma_{FPj} = \sqrt{j} \cdot \sigma_{FPd} \quad \text{for a free running system}$$

$$\sigma_{FPj} = \sqrt{\frac{j \cdot (N-j)}{N}} \cdot \sigma_{FPd} \quad \text{if the total delay is servo-controlled}$$

if σ_{FPd} is the random jitter added by a delay tap (σ_{DNL}) and N is the DL length.

Short DL => Less Jitter (both kinds)

Variable BW along the SCA.



Analog Bus is a RC delay line:

⇒ Delay depends on the sampling cell position.

⇒ The overall Bandwidth also does, especially if it is not limited by an input amplifier or that of the intrinsic sampling cell.

Short analog busses are better for BW uniformity => segmentation

New Results On the SAM chip.



- **SAM designed for HESS-2 experiment:**
 - low cost in medium volume (11mm²/AMS 0.35)
 - memory depth made to match the trigger latency (256 cells)
 - **BW required ~ 250MHz.**
 - **Fsample: 1GS/s -> 2GS/s.**
 - **Characterized on a test bench based on the HESS-2 FEC with limited capabilities**

NAME	Value	Unit
Power Consumption	300	mW
Sampling Freq. Range	<1 to 2.5	GS/s
Analog Bandwidth	250-300	MHz
Maximum event readout Frequency	>800	kHz
Fixed Pattern noise	0.4	mV rms
Total noise	0.65	mV rms
Maximum signal (limited by ADC range)	2	V
Dynamic Range	>11.6	bits
Crosstalk	<3	per mil
Integral non linearity	< 1	% _n
Sampling Jitter	<40	ps rms

performances as
published
in the NIM paper

- **New test bench = USB 2 powered board designed @ LAL, permits**
 - understanding the real limits of the chip before starting the design for CTA.
 - the evaluation for fast timing application (demonstrator for reflectometry)

The SAM-USB board (received Sept 3rd 2008)

Irfu
cea
saclay




Power consumption < 2.5W

pulsar for reflectometry applications

Reference Clock.
Up to 200MHz=>
3.2GS/s

1 GHz BW amplifier.

2 analog inputs.
DC coupled



Trigger Discriminators

SAM Chip

Dual 12 bit ADC

New Results

I r f u


cea

saclay



- Input Dynamic range can go up to 4V differential
 - ⇒ 12.6 bits dynamic range.
- Max Sampling Frequency > 3.2 GS/s
- 450 MHz -3dB BW (for a full range signal):
- ~800 MHz roll off point
 - convolution of SAM + on-board 1GHz amplifier.
 - no ringing.

SAM: Bode plots (3.2 GS/s) Half dynamic range sinewave




New Results: Crosstalk vs frequency

Xtalk < 1% even for high frequencies

Ir fu

SAM xtalk vs frequency



New Results: Short pulse sampling


Irfu

cea


saclay

LLC
LABORATOIRE
DE L'ACCELERATEUR
LINEAIRE

1ns FWHM pulse sampled @ 3.2GS/s (75mV)



New Results: Reflectometer mode



- Original target application of the board.
- 2 mm precision reached (in repetitive mode).

Timing resolution .

I r f u

cea

saclay



- **First, without any correction**
- **2 methods used for global resolution measurement:**
 - measurement of ENOB on sinewaves.
 - measurement with pulses.

ENOB measurement.


lrfu

cea


saclay



- ENOB is not $\text{Log}(\text{Max signal/noise}) / \text{Log}(2)$ as often said.
- **ENOB = $(10 \text{ Log}(\text{sinus power} / \text{residues power}) - 1.76) / 6.02$.**
- Depends on input sinewave frequency, noise & jitter.
- Contribution of jitter to ENOB = $(20 \text{ Log}(2 \cdot \text{Pi} \cdot \sigma \cdot F_{\text{sine}})) - 1.76) / 6.02$.





197 MHz sinewave/ 3.2GS/s



Timing measurement with pulses.

l r f u
cea
saclay

- **asynchronous** pulse with **fixed amplitude** summed with same delayed reflected (by cable) pulse .
- time difference between the two pulses extracted by **fixed threshold** crossing (determined by simple linear interpolation).



- $\sigma_{\text{delay}} = 35\text{ps rms} \Rightarrow 25\text{ps}$ for each pulse
- **Consistent with ENOB measurement.**
- **Pulse timing can be improved by using more than 2 samples \Rightarrow To Be Done**

Extraction of fixed pattern and random jitter.


I r f u

cea


saclay

LABORATOIRE
DE L'ACCELERATEUR
LINEAIRE


- Method:
- 197MHz sinewave sampled by SAM
- Search of zero-crossing segment => length and position (cell).
- Histogram of length[position]:
 - **propor.** to time step duration (assuming sine = straight line).
 - small bias due to sinewave curvature (<1.7ps rms/ 197MHz sine)
 - mean_length[position] = fixed pattern effect
 - sigma_length[position] = random effect



Fixed pattern jitter




- **DNL => modulo 16 pattern. Time step spread = 6.6 ps rms**




- **INL => modulo 16 pattern + slow pattern.**
- **“Absolute time” spread = 23 ps rms (100 ps peak-peak)**
- **Seems to be the major part of the jitter.**
- **Position correlated => could be corrected (off-chip) => TO BE DONE**

Random jitter



with random
trigger



with trigger on
sinewave

- With random trigger : jitter floor \sim 2ps rms but with large jitter on “transition” samples (32 ps). Mean jitter \sim 5 ps
- If trigger on sinewave \Rightarrow jitter peak decreases to 5ps. Mean jitter \sim 2.5 ps rms
- “Nearly” understood (coupling between analog signal and DLL command).
- Will be corrected on future chips/boards. Might even be suppressed on this one.

Conclusion

Irfu

cea

saclay



- The new USB board allowed to push the SAM chip towards its limits.
- Timing measurements show a timing resolution of ~25 ps rms **without any off-chip correction.**
- Timing resolution with correction and using several samples under study.
- Very small random jitter (few ps).
- Some work still has to be done to optimize the board performances.
- Tests have already given us new guidelines for future chips to improve timing performances.
- Next circuit will be submitted beginning 2009: same sampling frequency, same technology, larger depth => target = CTA experiment
- We are now convinced that a single chip can hardly be optimum for all applications (depth vs time precision).
- Upgraded version of the SAM-USB board will soon be available.
 - Can be used for low cost fast detector testing.
 - Will be compatible with the next generation chips
 - Will be available in a small plastic case