PAUL SCHERRER INSTITUT



# Phase I pixel ROC

Hans-Christian Kästli, PSI 9.10.2008

# Scope

- Phase II ROC needs new architecture (not just evolution of present chip)
- This new chip will not fit into phase I schedule
  - → Phase I ROC is closely related to present chip or even unchanged
  - → Phase I ROC will be in 0.25µm (don't see a reason why not)
- Partial overlap in time of phase II ROC R&D and potential phase I ROC evolution → impact on needed manpower

# Limitations of present ROC

- Estimates on data loss based on:
  - High rate beam tests (pions at PSI)
  - Very high rate X-ray tests
  - Time domain simulations
- In short:
  - Buffer overflow dominates at  $2 \cdot 10^{34}$
  - Next is readout losses caused by reseting column after readout
  - Rest is much smaller

## Reminder: Data loss PSI46 @ 10<sup>34</sup>cm<sup>-2</sup>s<sup>-1</sup> (LHC)



### Data loss PSI46 @ 2 x $10^{34} cm^{-2} s^{-1}$ (Phase I)



### Doubling the buffer size

- Zero suppressed readout is data driven. Buffer sizes for timestamps and hit data depend not only on trigger latency, but also on track rates.
- Increasing the buffer sizes can compensate for this.
- Is it possible in 0.25um ?

### Doubling the buffer size



**Phase I pixel ROC** 

9.10.2008

### Data loss @ 2 x 10<sup>34</sup>cm<sup>-2</sup>s<sup>-1</sup>, buffer sizes doubled



### Can we reduce the r/o losses ?

- Where do they come from?
  - Once a dcol receives a L1A, the dcol stops data acquisition in order not to overwrite valid data → dead time while waiting to be read out.
  - After readout dcol is reset because buffer data is no longer valid → loose history of length=trigger latency (dominating contribution)
- Solution would be additional buffer stage for L1A data. Implications on overall schematic not clear yet. Do not want to sacrifice the well understood and debugged logic. Some ideas around.

### Bandwidth limitation

- Not a ROC limitation, but huge impact on ROC
- Bandwidth of present analog links ≈ 40MHz · 2.5 bits (6 levels) = 100MBit/sec
- It is used  $\approx 50\%$  @ 4cm and 100kHz L1A
- Doubling the data volume will exceed the available bandwidth<sup>§</sup> since
  - We can't use 100% of peak bandwidth
  - We have no additional fibres we could use
- Solutions:
  - 80 MHz analog: not really (my personal opinion). Probably feasible but non-trivial and painfull (think of present system)
  - Digital link at 160 or 320 MBit/sec. Also non-trivial but more standard.
    Potential partner
  - Doing some very clever but yet unknown tricks to make almost 100% use of available bandwidth

<sup>§</sup> Present S-links will not take twice the data rate either

Dhace	T	nivol	DO	
rnase	1	pixei	NU	

9.10.2008

## Conclusion

- Phase I ROC will be evolution of present ROC in  $0.25\mu m$
- We will probably need some modifications to reduce data losses for innermost layer which is O(16%). This is (almost) trivial for dominating contribution (enlarge buffers) and a lot more involved for NLO contribution O(10%) (additional buffer stage)
- Rest is ok O(2%) and won't be touched
- Uplink bandwidth is a problem with implications on the ROC
- Digital link would be beneficial (my view, open for discussion). But: big implications on overall system. Manpower? Partners?