

The muon LO Off Detector Electronics (ODE) for the LHCb experiment

A. Balla, M. Beretta, M. Carletti, P. Ciambrone, G. Corradi, G. Felici

INFN

Laboratori Nazionali di Frascati – Via E. Fermi 40, 00044 Frascati

(Rome), Italy

giulietto.felici@lnf.infn.it

M. Gatta

INFN


Roma2 – Via della Ricerca Scientifica 1, 00133 Rome, Italy

- Apparatus main features
- The muon system detectors
- Readout system block diagram
- The muon trigger FEE requirements
- The muon off detector electronics
- ODE
 - Overview
 - Numbers
 - Trigger data path
 - Piggy Boards
 - DAQ data path
 - DAQ data frame
 - LO controller
 - ODE ECS
- Clock distribution chain
- Jitter measurements
- BER estimation
- Radiation environment
- Conclusions


Apparatus main features

Felici Giulietto – LNF (INFN)


- reconstruct B-decay vertex with a good resolution
- provide identification for charged particles



Muon detector Station 1 Muon detector Stations 2-5





Q1 →



MWPC

- Number of MWPC: 1368
- Readout: wires, pads, wires + pads
- Four gap chambers in Stations M2–M5. Two gap in M1 (R2–R4).
- Gas gap: 5 mm
- Wire: Gold-plated Tungsten, 30 mm dia.
- Wire spacing: 2 mm
- Wire length: 250 to 310 mm
- Gas mixture: Ar/CO₂/CF₄ (40:50:10)
- Gas gain: $G \approx 10^5$
- Charge/mip: ≈ 0.8 pC @ HV ≈ 2.7 kV
- Gap efficiency: $\geq 95\%$ in 20 ns window ($\sigma_t \approx 3.9$ ns)
- Rate/channel: max 2 MHz in M1, < 0.6 MHz M2–M5




Readout system block diagram

Felici Giulietto – LNF (INFN)

FEE channels → Logical channels → Trigger Sectors

Because of single channel occupancy and electrode capacitance the physical detector segmentation is smaller than segmentation required by trigger



LHCb Muon Detector Granularity

Number of FEE Channels	126832
Number of Logical Channels (FE Boards)	19584
Number of Logical Channels (IB Boards)	8640
Total Number of Logical Channels	28224
Number of Trigger Sectors	1248

Muon Trigger FE Main Tasks

→ Provide information for the *LO Muon Trigger*

Muon tracks identification
 P_t measurement


- Merging (some of) the FEE channels to generate the logical ones
- Align them in time, minimizing inefficiencies due to time misalignment
 - ◊ Bunch crossing alignment (BX identifier, 25 ns step)
 - ◊ Fine time alignment (single channel t_0 , 1.5 ns step)
- Deliver the logical channels together with the BX identifier to the trigger logic

- Moreover the system must:
 - Include an interface to the DAQ
 - Include monitor and diagnostic facilities of circuitry and detector functionalities


The muon off detector electronics

Felici Giulietto – LNF (INFN)


Physical chs (1/2 chamber) → 48x2
 FE board LVDS outputs (1/2 chamber) → 48





IB system



Logical H chs (1 TS) → 4



Logical V chs (1 TS) → 24



Trigger & DAQ

ODE system




Servizio Elettronico
 Laboratori Frascati

ODE overview

Felici Giulietto – LNF (INFN)


- Logical channels
 - Bx alignment
 - LO buffer
 - LO derandomizer
- } SYNC
- Send data to trigger via 12 parallel optical link @ 1.6Gbit/s
 - Format and send data to common L1 board via optical link @ 1.6Gbit/s
 - Test facilities for control and debug
 - Clock de-jitter and distribution
 - ECS interface



ODE numbers


Felici Giulietto – LNF (INFN)

- 192 LVDS input signals
 - ◇ 10 layers motherboard
 - ◇ 6U Compact PCI card
 - ◇ Mixed 5/3.3/2.5 V devices
- 1 TTCrx chip mounted on motherboard
- 1 de-jitter circuit
 - ◇ QPLL
- 24 SYNC chips
 - ◇ Mounted on piggy board
- 12 GOL chips for trigger
- 1 parallel optical transmitter (12 channels)
- 1 Board controller FPGA
- 1 GOL chip for DAQ
- 1 VCSEL laser
- 1 ELMB board for ECS interface



ODE trigger data path

- Unidirectional data transfer to trigger system
- Each SYNC every machine cycle (40,08 MHz)
 - ◇ Receives and synchronizes 8 input signals
 - ◇ Assign correct Bunch Crossing identifier (BX_Id)
 - ◇ 10 bit data out (8 hits + 2 LSB of BC_Id)
- 2, 3 or 4 SYNCs per trigger sector (TS)
- 1 GOL per TS
 - ◇ Transmission (tx_en, tx_er) driven by one "master" SYNC
 - ◇ Fast Ethernet mode (8B/10B)
- 12 GOLs drive a parallel optical link
 - ◇ HFBR772B – 1.6 Gbit/s x 12 link
- Test link facilities
 - ◇ Link check integrity
 - ◇ BER test



	31	BX_Id	16		Switch	0
1 st word	14 HIT DATA	0	1	14 HIT DATA	0	0
2 nd word	14 HIT DATA	0	1	14 HIT DATA	1	0
3 rd word	14 HIT DATA	1	1	14 HIT DATA	0	0
4 th word	14 HIT DATA	1	1	14 HIT DATA	1	0

ODE Piggy Boards

Felici Giulietto – LNF (INFN)

- Trigger sector type vs ODE configuration

Station	Region	Logical Channel per TS	SYNC per TS	TS per ODE (GOL)	Active ODE Channels
M1	R1	24	3	8	192
	R2				
	R3				
	R4				
M2 or M3	R1	28	4	6	168
	R2	16	2	12	192
	R3	28	4	6	168
	R4	28	4	6	168
M4 or M5	R1	24	3	8	192
	R2	14	2	12	168
	R3	10	2	12	120
	R4	10	2	12	120

Mother Board + Piggy Boards




Piggy Board type 1 (2 SYNCs)

- Minimize number of PCB layouts
- Unique motherboard for all TS
 - 12 piggy board slots
 - 6 / 8 / 12 GOL (active optical link) per ODE
- 3 different piggy boards
 - 24 SYNC per ODE (2 / 3 / 4 SYNC per piggy board)
 - 120 / 168 / 192 active input signals

ODE DAQ data frame

Felici Giulietto – LNF (INFN)


- Data frame is preceded by an idle character
- Data frame is 30 words long



- Receive and decode TTCrx data
- Control SYNC readout
- Format data for L1 DAQ
- Check data synchronization
- Drive GOL transmission

- Test facilities
 - ◇ Known pattern and PRBG for link integrity test
 - ◇ Internal data frame dump fifo
 - ◇ TTC control signal internal emulation
 - ◇ Error condition monitor
- I²C interface

- Anti-fuse technology FPGA (ACTEL AX500)




- ECS interface via ELMB card
 - CANbus interface

- ELMB internal connection
 - 2 I²C buses
 - ◊ 24 SYNC
 - ◊ 13 GOL, TTCrx, L0 controller
 - 1 bus JTAG


▪ Initialization time

	Byte x Device	I ² C Byte x Device	Device x ODE	Total Byte
L0 CONTROLLER	3	9	1	9
TTCrx	7	28	1	28
GOL	4	16	13	208
SYNC	6	18	24	432

Total Byte				677
Init Time				60 ms




- Receive LHCb clock (40.08 MHz)
 - Completely synchronous system
- TTCrx recovered clock jitter filter
 - TTCrx jitter > 240 ps peak to peak (30 ps RMS)
 - Maximum allowed GOL jitter 100 ps peak to peak
- Narrow bandwidth PLL
 - QPLL
- Low jitter clock distribution
 - PECL standard (RMS jitter specs < 1 ps)
 - GOL, SYNC and Board Controller FPGA





Jitter measurements – eye diagram

Felici Giulietto – LNF (INFN)



Display Cursors Measure Math Analysis Utilities



QPLL clock jitter
6,02 ps rms

Measure	P1:period(C2)
value	24.949 ns
mean	24.95063 ns
min	24.916 ns
max	24.981 ns
sdev	6.02 ps
num	167.000e+3
status	✓


F1 hist(P1)
 200 #/div
 10.0 ps/div
 75.400 kHz
 LeCroy

Timebase: -100 ns, 500 ns/div, 100 kS
 Trigger: Stop, 0 mV, Edge, Positive

9/10/2004 6:36:43 PM

BER estimation

Felici Giulietto – LNF (INFN)



- Data from LHCb electronics website (simulation safety factor of 2)



Total dose (rad) (10 years)	1 MeV Neutron eq. (10 years)	Hadrons > 20 MeV (10 years)
$7.9 \cdot 10^3$	$9.8 \cdot 10^{11}$	$5.0 \cdot 10^{10}$

- LO controller FPGA
 - ◇ State machines implemented with triple modular redundancy (TMR) technique
 - ◇ Triple voted and auto-corrected registers
 - ◇ Anti-fuse technology (Actel AX500)

- Qualified

- ✓ GOL (CERN)
- ✓ TTCrx (CERN)
- ✓ ELMB (ATLAS test)
- ✓ QPLL (CERN)

- Tested

- ◇ VCSEL Honeywell HFE439X-541 (CMS HCAL + Honeywell)
- ◇ MC100LVEP111 (CMS)
- ◇ Parallel Optical link HFBR772B (Marseille)

- To be tested

- SYNC (Rad-Tol technology)
- MC100EPT20, MC100EPT26, MC100LVEP1
- Actel FPGA

- The Off Detector Electronics (ODE board) of the LHCb muon system has been presented.
- The ODE board receives the logical channels and generates the Trigger Sectors
 - ◇ Three types of piggyback boards and a single ODE motherboard are used to fit every trigger sectors topologies
- The ODE board main features are:
 - ◇ 192 inputs (LVDS standard)
 - ◇ A parallel optical link with an overall bandwidth of ~ 20 Gbits/s as interface to the trigger system
 - ◇ Circuitry for LO functionality
 - ◇ A 1.6 Gbit/s optical link as interface to L1 DAQ.
- A BER of about 10^{-16} can be inferred from preliminary measurements