



Primary and Secondary sides



High density components.  
Close up of analogue section on primary side (indicated region is repeated on secondary side).

Almost all components on board are surface mount.

#### FED board parameters:

- Each board reads out 25,000 silicon strips (multiplexed analogue channels)
- Each board provides data reduction from 3 Gbytes/s to 200 Mbytes/s
- 9U x 440 mm VME64x form factor
- Optical/Analogue/Digital logic ; 96 ADC channels
- Double-sided (secondary side with half of analogue channels)
- 6,000 components (majority of passives 0402) (finest pitch < 20 µm)
- 25,000 tracks
- 37 BGAs (typical FPGA 676 pins on 1mm pitch). All BGAs located on primary side
- 14 layers (incl. 6 power & gnd)
- controlled impedance

#### FED board production history:

- 5 prototypes FEDv1 successfully made by September 2003
- 6 further prototypes all had major manufacturing faults (shorts on traces)
- Subsequent 8 prototypes made by a candidate company for full production


responsible for pcb manufacture and assembly (and component required). "One stop shop" solution.  
 a for pcb manufacture accepted in ODB++ format.  
 e pcb tested by flying probe.  
 dence measurements provided.

## Example of a surface mount assembly



ed for programming assembly and test machines.  
 machines (e.g. MyData 12, 20,000 placements/hour).  
 profiled using populated scrap boards.  
 frames used to hold 9U boards during assembly.

Scrap FED fitted with thermocouples for oven profile.



Results of re-flow for FED second

Procedures	Quality Controls
	Paste Height check
Machine assembly	
	1 <sup>st</sup> off AOI inspection
Machine assembly	Paste Height check
	BGA placement check with Ersascope™
	1 <sup>st</sup> off AOI inspection
	Standard AOI inspection
	Surface Mount manual inspection
	X-Ray inspection of BGAs
	Ersascope inspection of BGAs

## Other Issues:


- Cost of components (FPGAs, Opto-Rx modules) dominant
- BGA rework is problematic.
- High channel count per board. Need close to 100% acc

**Function:**  
 Commission several hundred large and complex boards in ~12 months.  
 Identify and fix almost all minor manufacturing faults early, i.e. at the  
 assembly plant need to be quick and simple to operate yet thorough.  
 Been designed with testing in mind.


**Digital testing at Assembly plant:**

- All digital devices on JTAG Boundary
- Verifies connectivity between dig
- Custom loop back cards to test s
- plane connectors.

**Testing by Assembly plant operatives.**



**Digital: Boundary Scan.**



**Analogue testing at Assembly plant:**

- DACs on all 96 analogue channels per rate standalone tests without the need for external inputs.
- Opto-Rx modules tested at CERN before shipping to Assembly company for single board tests.
- Custom Linux based LabView & C++ test programs to test to Assembly company for single board tests.
- Lookup tables to associate reported test results with hardware components for quick diagnosis.

**Full system tests at RAL:**

- Carried out by RAL engineers.
- Full soak tests with multiple FE units.
- Using optical inputs and fast DACs.

**Final commissioning at CERN:**