


Electronics Issues & challenges for future linear colliders



By P. Le Dû




pledu@cea.fr



- **Basic parameters and constraints**
- **Detector concepts**
- **Front end electronics and read out issues**
- **Data collection architecture model**
- **Software trigger**

Goals of this presentation

Brief overview of the **Read-out** issues and directions for the next HEP facility : the **ILC** → **International Linear Collider**



- **2005** → **R&D**
- **2007** → **technology choice**
- **2009** → **begin construction**
- **2015** → **detector ready**

Conditions

Recent International decision: « cold » machine 'à la Tesla'

Machine parameters

- 2 x 16 km superconducting Linear **independant** accelerators
- 2 interaction points
→ **2 detectors**
- Energy
 - nominale : 500 Gev
 - maximum : 1 Tev
- IP beam size ~ 1 μm




The LC is a pulsed machine

- repetition rate 5
- bunches per train 2820
- bunch separation 337 ns
- train length 950 ns
- train separation **199 ms**

*-> long time between trains
(short between pulses)*


ILC vs LEP/SLD




- Jets & leptons are the fundamental quanta at the ILC. They must be identified & measured well enough to discriminate between Z's, W's, H's, Top, and new states. **This requires improving jet resolution by a factor of two.** Not trivial!
- Charged Particle tracking must precisely measure 500 GeV/c (5 x LEP!) leptons for Higgs recoil studies. **This requires 10 x better momentum resolution than LEP/SLC detectors and 1/3 better on the Impact Parameter of SLD!**
- To catch multi-jet final states (e.g. $t\bar{t}H$ has **8 jets**), need **real 4π solid angle coverage** with full detector capability. **Never been done such hermiticity & granularity!**

LEP-like resolution

$$60\% \sqrt{E}$$



2 Jets separation



ILC goal

$$30\% \sqrt{E}$$

ILC vs LHC

➤ **Less demanding**

LC Detector doesn't have to cope with multiple minimum bias events per crossing, high rate triggering for needles in haystacks, radiation hardness...

→ hence many more technologies available, better performance is possible.

➤ **BUT** → LC Detector does have to cover full solid angle, record all the available CM energy, measure jets and charged tracks with unparalleled precision, measure beam energy and energy spread, differential luminosity, and polarization, and tag all vertices,...

→ hence better performance needed, more technology development needed.


➤ **Complementarity with LHC → discovery vs precision**

The 'Particle flow' paradigm in calorimeters !




→ LC should strive to do physics with **all** final states.

Charged particles in jets more precisely measured in tracker


Good separation of charged and neutral



Detector concepts




SiD



5 m


- Main Tracker
- EM Calorimeter
- H Calorimeter
- Cryostat
- Iron Yoke
- Si Strips
- SiW EM
- 5 Tesla

Tesla (TDR)



- Large gaseous central tracking device (TPC)
- High granularity calorimeters
- High precision microvertex
- All inside 4T magnetic field

Huge



- Large Gaseous Tracker → JET, TPC
- W/Scint EM calor.
- 3 Teslas solenoid


Evolution of basic parameters

Exp. <i>Year</i>	Collision rate	Channel count	L1A rate	Event building	Processing. Power	Sociology
UA's <i>1980</i>	3 μ sec	-	-	-	5-10 MIPS	150-200
LEP <i>1989</i>	10-20 μ sec	250 - 500K	-	10 Mbit/sec	100 MIPS	300-500
BaBar <i>1999</i>	4 ns	150K	2 KHz	400 Mbit/s	1000 MIPS	400
Tevatron <i>2002</i>	396 ns	~ 800 K	10 - 50 KHz	4-10 Gbit/sec	$5 \cdot 10^4$ MIPS	500
LHC <i>2007</i>	25 ns	200 M*	100 KHz	20-500 Gbit/s	$>10^6$ MIPS	2000
ILC <i>2015 ?</i>	330 ns	900 M*	3 KHz	10 Gbit/s	$\sim 10^5$ MIPS	$> 2000 ?$

* including pixels

Sub-Detector	LHC	ILC
Pixel	150 M	800 M
Microstrips	~ 10 M	30 M
Fine grain trackers	~ 400 K	1,5 M
Calorimeters	200 K	30 M
Muon	~1 M	


Vertex technologies



CCD

(C. Dammerell & al.)

- SLD/VXD3 experience, but needs faster readout and rad hard design.
- Column-parallel CCD with low noise, very low driving Voltage and 50 MHz ASIC.
- Read Out 20 time per Bunch Train (50 μ s)
- RO Full detector \rightarrow 2 x 1GByte fiber




CMOS

(Monolithic Active Pixel Sensor)

(IRES Strasbourg)

- Concept from visible light imagers
- fast readout and on-chip integration of functionalities 20x20 μ m cell CMOS sensor
- neutron fluxes 100 times larger than expected at LC,
- gives 2 μ m resolution in beam tests
- thinned down to 120 μ m.
- Adopted for STAR VTX upgrade at RHIC



Mimosa 6

DEPFETetc

(Bonn, MPI)

- FET-Transistor integrated in every pixel (first amplification)
- No charge transfer
- Very limited power consumption (\sim 5W for the full VD)
- Low noise allows 50 μ m thinned down sensors


Common Challenges

- Everything ON detector
- Column RO & sparcification
- Power cycling
- Read-out during Bunch Train \rightarrow Influence of RF pick-up?

TPC Read Out

From present (Aleph)

TPC : a typical readout à la ALEPH



ALEPH TPC Electronics:

- Fastbus modules,
- TPD (4 x 16 ADC channels),
- FVSBI 9210 from CES,
- VME FIC 8234 from CES,
- readout sampling at 11 MHz.
- Software from ALEPH is used.


Main Features

- VFE: GEM/Micromegas, Digital (Medipix)
- No active gating
- Continuous Read Out during the full bunch train (1ms)
- Minimize RO material in the end cap !

To future
(investigate Alice RO model?)

The ALICE TPC Front End Electronics

Source: L.Musa (for the Alice Collaboration)




A single readout channel is comprised of:

- a charge sensitive amplifier / shaper
- a 10-bit low power ADC
- a digital circuit for the tail cancellation, zero suppression, etc...
- a multi-event buffer (up to 8 event data streams)

Calorimeters Read Out

Today

CALICE UK group, P. Dauncey



- RO every Xing (300ns)
- Uniform : EM,Hcal,Tail
- ~ 30 Million channels (SiW)
- Local Sparcification/buffer
- ASIC with 1024 channels
- Power cycling

APD fibre masks or flat-band connector to Si-PM cassette RO printed circuit

Tomorrow investigation



NA60 – ALICE DAQ scheme

Technology forecast (2005-2015)


- **FPGA for signal processing and buffering**
 - Integrates receiver links, PPC, DSPs and memory ...
- **Processors and memories**
 - Continuous increasing of the computing power
 - More's law still true until 2010! Expect x 64 by 2015!
- **Memory size quasi illimited !**
 - Today : 256 MB
 - 2010 : > 1 GB ... then ?
- **Links & Networks:**
 - Commercial telecom/computer standards
 - 10 -30- 100 GBEthernet !

Systematic use of COTS products
→ make decision at T0 -3 years



Software trigger concept → No hardware trigger !

Data Flow



Advantages → all

➤ Flexible

- fully programmable
- unforeseen backgrounds and physics rates easily accommodated
- Machine people can adjust the beam using background events

➤ Easy maintenance and cost effective

- Commodity products : Off the shelf technology (memory, switches, processors)
- Commonly OS and high level languages
- on-line computing resources usable for « off-line »

➤ Scalable :

- modular system


Looks like the ' ultimate trigger '

→ satisfy everybody : no loss and fully programmable



Estimates Rates and data volume

High Level-1 Trigger
(1 MHz)



■ *Physics Rate :*

- $e^+ e^- \rightarrow X$ 0.0002/BX
- $e^+ e^- \rightarrow e^+ e^- X$ 0.7/BX

■ *$e^+ e^-$ pair background :*

- VXD inner layer 1000 hits/BX
- TPC 15tracks/BX

-> *Background is dominating the rates !*

Tesla Architecture (TDR 2003)

Detector Channels

799 M	300 K	40 M	1.5 M	20 K	32 M	200 K	75 K	40 K	20 K
VTX	SIT	FDT	TPC	FCH	ECAL	HCAL	MUON	LAT	LCAL
20 MB	1 MB	2 MB	110 MB	1 MB	90 MB	3 MB	1 MB	1 MB	1 MB

Detector Buffering (per bunch train in Mbytes/sec)


Event manager & Control

Event building Network

Links

10 Gbit/sec
(LHC CMS 500 Gb/s)


Processor farm (one bunch train per processor)




Computing ressources (Storage & analysis farm)

30 Mbytes/sec → 300TBytes/year


About systems boundariesmoving due to ! → evolution of technologies, sociology



ILC 'today' Data Collection Network model



Summary



The ILC environment poses new challenges & opportunities which will need new technical advances in VFE and RO electronics → NOT LEP/SLD, NOT LHC !

- **Basic scheme: The FEE integrates everything**
→ From signal processing & digitizer to the RO BUFFER
- **Very large number of channels to manage (Trakers & EM)**
→ should exploit power pulsing to cut power usage during interburst
- **New System aspects (boundaries ..→ GDN !)**
- **Interface between detector and machine is fundamental**
→ optimize the luminosity → consequence on the DAQ
- **Burst mode allows a fully software trigger**
→ Looks like the Ultimate Trigger: Take EVERYTHING & sort later !
→ **GREAT! A sociological simplification!**