



# A flexible stand-alone testbench for facilitating system tests of the CMS Preshower

**Paschalis Vichoudis**<sup>1,2</sup>, Serge Reynaud<sup>1</sup>, David Barney<sup>1</sup>,  
Wojciech Bialas<sup>1</sup>, Georgios Sidiropoulos<sup>2</sup>, Apollo Go<sup>3</sup>,  
Yves Beaumont<sup>1</sup>, Jacques Domeniconi<sup>1</sup>

<sup>1</sup> CERN, Geneva, Switzerland

<sup>2</sup> University of Ioannina, Ioannina, Greece

<sup>3</sup> National Central University, Chung-Li, Taiwan



# Presentation Overview




- Introduction
- Testbench
  - Motivation
  - Implementation
  - Features
  - Software
  - System Tests
  - Other Uses
- Summary/Conclusions







# INTRODUCTION – Preshower Architecture



$\mu$ module  $\longrightarrow$



**System board**



# TESTBENCH - Motivation (1/2)




**Main Purpose:** Evaluation of system board

## Requirements

- ☞ Clock & control system
- ☞ Flexible Trigger Generation system
- ☞ Readout system


## Availability (Q3 2003)

- ☑ FEC
- ☒
- ☒
- ☒






# TESTBENCH - Features (1/2)





## Programmable Trigger Generation

- ☞ Generate bursts of up to 1000 triggers - specifying the time (clock cycles) between each trigger
- ☞ Each "trigger" is actually two pulses
  - Calib – telling the PACE to generate an internal electronic injection signal
  - LV1 – sent <latency> clocks after the Calibration pulse





# TESTBENCH - Software (1/2)



### Timing Information

All values in # clocks

ColInjReg - Tn

Trigger Latency

Enable Trigger

Disable trigger

ReSynch period

Trigger

Control Register

CalPulse Length (clocks)

Pulse Mode

PACE Address

Mux Freq

Reset Flex

Setup FLEX

Start Running

### Control Program

COM1 Port  Time between commands (ms)

### Register Status after Write

Time	ReSynch	Calib	LV1	EnTrigger	ReSynch'	Calib'	LV1'	EnTrigger'
0.0	0	0	0	1	0	0	0	0
25.0	0	0	0	1	0	0	0	0
50.0	0	0	0	1	0	0	0	0
75.0	0	0	0	1	0	0	0	0
100.0	0	0	0	1	0	0	0	0
125.0	0	0	0	1	0	0	0	0
150.0	1	0	0	0	1	0	0	0
175.0	1	0	0	0	1	0	0	0
200.0	1	0	0	0	1	0	0	0
225.0	1	0	0	0	1	0	0	0
250.0	1	0	0	0	1	0	0	0
275.0	1	0	0	0	1	0	0	0
300.0	1	0	0	0	1	0	0	0

Min time to display  Update graph  Max time to display



# TESTBENCH - Software (2/2)



## Global Preshower System-Board Control Panel

Initialize Read/Write Delta Registers Read/Write PACE-AM Registers Read/Write K Registers Single event Injection test Dynamic Range Pedestal scan Timing scan

Control signals Start Master clk Stop Master clk Send ReH\_B Send ReS\_B

K-chip identifier: 17FF  
Delta Identifiers: 2  
Delta Identifiers: 3709  
Debug  
Simple single event: off/on  
Calpulse: Trigger BCO  
Injection OK: Events per channel: 1  
Addresses OK: Events/cell: 50

VISA resource name: ASRL2::INSTR  
PACE connected: A B C D  
Set Trigger Mode: internal/external  
TRIGGER: internal/external  
Delta i2c address: 1  
PACE-AM i2c address: 2  
K-chip i2c address: 2  
PACE A PACE B PACE C PACE D

Waveform Graph  
Amplitude (ADC counts) vs Multiplexed output

Directory: C:\PACE3\ command sent: 0 s73IP0 CRC output: FFFF

Optical Input to display: 1  
Storage Mode: full packet  
Readout Mode: M16C readout  
Load Settings

### Update Delta registers

Delta register names	Delta Present vals	Delta to write
Control reg 0	0 0 19 0	19 19 19 19
Control reg 1	0 0 0 0	0 0 0 0
Chip ID 0	0 0 246 0	251 251 251 251
Chip ID 1	0 0 200 0	224 220 232 220
Cal Chan 0	0 0 0 0	0 0 0 0
Cal Chan 1	0 0 28 0	0 0 0 28 0
Cal Chan 2	0 0 0 0	0 0 0 0
Cal Chan 3	0 0 0 0	0 0 0 0
Vcal	0 0 247 0	247 247 247 247
Vfrcamp	0 0 220 0	220 220 220 220
Vofshaper	0 0 88 0	0 88 0 88 0
Vipare	0 0 128 0	128 128 128 128
Vpreamp	0 0 128 0	128 128 128 128
Vshaper	0 0 128 0	128 128 128 128
VSP	0 0 128 0	128 128 128 128
Vspare	0 0 1 0	1 1 1 1 1 1

Control Registers: Run Mode, Gain, Calibration Precision, DAC Output to DCU

Calibration channels A, B, C, D

Ready Auto read Debug

### Update PACE-AM registers

PACE-AM register names	PACE-AM Present vals	PACE-AM to write
Control reg	0 0 1 0	1 1 1 1 1
Latency	0 0 127 0	127 127 127 127
Chip ID 0	0 0 246 0	251 251 251 251
Chip ID 1	0 0 183 0	224 223 232 220
Vinhibit	0 0 76 0	76 76 76 76
VoutH	0 0 145 0	145 145 145 145
VoutBuff	0 0 153 0	153 153 153 153
BreadAmp	0 0 128 0	128 128 128 128
InhIn	0 0 128 0	128 128 128 128
InoutBuff	0 0 128 0	128 128 128 128
InoutBuff	0 0 128 0	128 128 128 128
Ispace	0 0 0 0	0 0 0 0
UpsReg	0 0 0 0	0 0 0 0

Control Registers: Run Mode, Probe Mode, Inhibit Data Valid, DAC Output to DCU, Latency Error/Enable

CRASH PROGRAM: PACE-AM update successful

Copy from PACE A Copy to PACE A

PACE reg counter: 0

### Data Packet Decoder

Event Counter: 1  
Bunch Counter: x8F  
K-chip ID: 2 Packet Size: 299 CRC:

Decoded Column Addresses: 0 2E AA 0 2F AA 0 30 AA

Packet 1/2: PACE A Active, PACE B Active, PACE C Active, PACE D Active, K Trigger FIFO full, PACE Trigger FIFO full, K Data FIFO full, General Error in PACE sync

Trigger Inhibit Logic Mode, Calibration Event, Reserved, Link Test Packet Flag

### K-chip Register


K-chip R/W registers	K-chip R/W values	K-chip R/W to write	Bits to Set	K Config
Config	15	1	Enable PACE A	<input type="checkbox"/>
Econfig	0	0	Enable PACE B	<input type="checkbox"/>
K-chip ID Low	2	2	Enable PACE C	<input type="checkbox"/>
K-chip ID High	0	0	Enable PACE D	<input type="checkbox"/>
Trigger Mask	0	0	Link Test: Normal/Test	<input type="checkbox"/>
Trigger Latency	128	127	GOL Tx: Enable/Disable	<input type="checkbox"/>
Gol i/face Busy	0	0	Trigger: Inhibit/Passive	<input type="checkbox"/>
Gol i/face Idle	0	0	Mode: Normal/Test	<input type="checkbox"/>
FIFO Map	0	0	Bits to Set 2	<input type="checkbox"/>
FIFO Data High	0	0	DLL logic: Enable/Disable	<input type="checkbox"/>
FIFO Data Low	0	0	Calib: Enable/Disable	<input type="checkbox"/>
CalPulse Delay	254	1	Save Settings	<input type="button"/>
CalPulse Width	20	2	Load Settings	<input type="button"/>




# TESTBENCH – System Tests



## Design Verification



## Pulse Reproduction Distribution





## TESTBENCH – Other Uses



- ➡ Production testing of system boards/micromodules Taiwan, Greece, CERN
- ➡ Test beam (end of September 2004)
- ➡ Prototype of CMS Preshower Data Concentrator Card, if necessary



# SUMMARY



- Stand-alone PC-controlled evaluation system for Preshower on-detector electronics
- Timing, trigger and control signals & readout
- Optical interface available
- Flexible/Portable/Low Cost
- Principle production testing system for ~500 CMS Preshower system boards & ~4300 PACE hybrids in Taiwan, Greece and CERN
- Useful (?) for evaluating or production testing of other detector electronics systems, for LHC and beyond