

CERN - 07/08 Oct 2008, GKT design review

CERN: GTK ASIC design review A. Cotta Ramusino, INFN-FE ¹ A.Cotta Ramusino INFN-FE

Testing of the GTK demonstrators

Summary:

- specifications for the "GTK proximity card"
- a proposal for the GTK demonstrators DAQ
- ALTERA FPGA resources: I/O standards, SER-DES units, memory and more
- XILINX FPGA resources: I/O standards, SER-DES units, memory and more
- ACTEL FPGA resources (brief)

The "GTK proximity" card must:

• **provide a low-jitter clock to the GTK ASIC** (160MHz to the INFN-TO GTK demonstrator ASIC, 320 MHz to the CERN GTK demonstrator ASIC) starting from a low-jitter 40MHz clock. The "GTK proximity" card should have an input port for a "system-wide" 40MHz clock in a **test (beam) setup** with multiple GTK ASICs and GTK proximity cards (eventually one board could have an on-board oscillator and act as a timing master for the others)

• **provide a "RESET" signal to the GTK ASIC**; the "RESET" timing could be determined by an external source (like the "Trigger Logic Unit-TLU" discussed later on) or by an internal source. Eventually one board could act as a "RESET" master for the other boards in a **test (beam) setup** with multiple "GTK proximity" cards

• **provide regulated power supplies to the GTK ASIC**

• **provide all programmable bias voltages needed by the GTK ASIC**. Remote controlled of these programming voltages is provided via an Ethernet "SLOW CONTROL" por^t

• **provide a "CALIBRATE" signal to the GTK ASIC**: the "CALIBRATE" timing could be determined by an external source or by an internal one (a "SLOW CONTROL" command for instance). Eventually one board could act as a "CALIBRATE" master for the other boards in a test beam setup with multiple "GTK proximity" cards

• **read out the GTK ASIC (+provide temporary data storage and trigger matching if a triggered DAQ is foreseen)**

• **foresee a trigger input interface and resources for trigger matching** if the test (beam) setup foresees an experimental trigger (generated for instance by the "Trigger Logic Unit" introduced later on)

• **transfer readout data via a Gigabit Ethernet port** (MORE THAN 1 are needed?) to the test(beam) CPU farm

• **drive (optionally) the output data also through a CERN GOL chip + laser + fiber to a TELL1 board** (if there is enough time to attempt reading out the GTK demonstrator already with the LHCb's TELL1 board)

GTK-DEMO "proximity card" block diagram

Summary (as of last meeting) of the I/O signals for basic GTK operation and readout

I just figured out a couple days ago that the HyperTransport (alias LDT_25) is probably compatible with the signal levels expected by the INFN-TO GTK ASICs which has a 1.2V supply also for the I/O cells.

•Q: Do we need a "rad-hard" FPGA?

 \cdot A: I assume not, until proven wrong, in which case:

 \cdot ALTERA <u>provides an indication that the configuration memory was upset by radiation</u> \rightarrow possible to detect the event and fix the upset by re-configuration \rightarrow dead time).

• **XILINX** does not seem to have a similar feature but makes rad-hard chips (Virtex-4Q at 14K€ according to G.Mazza)

• **ACTEL** makes the RTAX-S/SL familyfeaturing SEU-hardened flip-flops implemented without any user intervention: it offers the benefits of user-implemented triple module redundancy (TMR) without the associated overhead. (I have no price information). An antifuse device such as the AX2000-1FG1152 costs about 570\$

• Q: What FPGA should we use to accomodate the standard and the quantities of signals involved in handling the GTK-DEMO ASICs?

 \bullet A: I was not able to find one FPGA which could interface to the INFN-TO chip directly, due to the 1.2V supply chosen for the I/O cells.

For instance: the ALTERA STRATIX II / STRATIX II GX and XILINX VIRTEX-4 support HyperTransport (alias LDT_25) which is fine for the differential lines to/from the INFN-TO GTK but they don't support a s.e. standard LVCMOS @1.2V (only HSTL_12 which is a voltage referenced standard).

The ALTERA Cyclone III devices support LVCMOS @1.2V but do not support LDT_25. Similarly the VIRTEX-4Q support LDT 25 but only the GTL-DCI standard (1.2V supply, voltage referenced at 0.8V)…

Question to the TORINO GTK Designer: IS IT POSSIBLE TO BRING THE I/O SUPPLY to 2.5V on the GTK demonstrator ???

Overview

If not we could:

- Use a Cyclone III, for instance, not supporting the Hypertransport standard but supporting the LVCMOS @1.2V. Cyclone III supports the LVDS standard and this could be possibly translated to match the 1.2V voltage compliance of the INFN-TO GTK as explained in details in the paper by Stefano Chiozzi, INFN-FE.

Or:

- use a Stratix II / Stratix II GX / Virtex-4 device supporting the Hypertransport-LDT_25 standard for high speed differential connections to the GTK demonstrator and use a bus switch such as, for instance, the (slow!) AnalogDevices ADG3308 to translate the 1.5V-LVCMOS down to 1.2 for non timing critical single ended connections to the GTK ASIC

ADG3308: Low Voltage, 1.15 V to 5.5 V, 8-Channel Bidirectional Logic Level Translator

a proposal for the GTK demonstrators DAQ

The EUDET "TLU" (Trigger Logic Unit): a candidate (?) Trigger unit for the GTK demonstrator readout

13 Trigger Data Handshake

- 1) TLU receives trigger from beam scintillators
- 2) TLU asserts TRIGGER
- 3) On receipt of TRIGGER going high, the detector asserts BUSY
- 4) On receipt of BUSY going high, TLU de-asserts TRIGGER and switches the TRIGGER line to the output of a shift register holding the trigger number/data.
- 5) The DUT clocks data out of the shift register by toggling TRIGGER CLOCK. Data changes on the rising edge of TRIGGER CLOCK. The least significant bit of the trigger data is shifted out first.
- 6) After clocking out the trigger number (and the detector being ready to take more data, the DUT de-asserts BUSY) Clock input

Source: http://indico.cern.ch/getFile.py/access?contribId=7&sessionId=1&resId=0&materialId=slides&confId=34050

a proposal for the GTK demonstrators DAQ

A simple DAQ system for a beam test could be based on:

• a clock distribution network (not shown)

• a TLU, generating triggers from PMTs and distributing triggers along with trigger numbers • two (or more) "GTK proximity" cards connected to the TLU (to get the trigger number and set the BUSY signal) and connected to the DAQ PC: data is transferred via the GigabitEthernet. To improve ethernet throughput more events could be accumulated in a "Multievent" packet (as in the TELL1 board) to form a "jumbo" ethernet Frame. In that case the BUSY is not set on a event-by-event bases

Pricing (approximate)

Stratix III: minimum size currently available according to ALTERA web site: 150K logic elements

Stratix II: prices for chips with 30K logic elements

Stratix II GX: prices for chips with 30K logic elements

Cyclone III: prices for chips with 40K logic elements

Cyclone III: prices for chips with 80K logic elements

ALTERA FPGA resources: I/O standards, SER-DES units, memory and more **Termination schemes: S.E. SSTL/HSTL**

Source: "Stratix II device handbook", vol.2 – section: "Stratix II and Stratix II GX I/O Standards Support"

Although there is no EIA/JEDEC standard available for the 1.2-V HSTL standard, Altera supports it for applications that operate in the 0.0 to 1.2-V HSTL logic nominal switching range. 1.2-V HSTL can be terminated through series or parallel on-chip termination (OCT).

Termination schemes (most relevant): LVDS

07 Oct 2008

V_{ICM}

Vop

VOCM

Input common mode voltage

Output differential voltage

Receiver differential input

discrete resistor (external to Stratix II devices)

Output common mode

(single-ended)

voltage

mV

 mV

 mV

 Ω

1.800

 710

1.570

 110

200

250

840

 90

 $R_1 = 100 \text{ C}$

 $R_1 = 100 \Omega$

1.250

100

Source: "**Stratix II** device handbook", pages 766

Table 5-2. Differential Channels in Stratix II Devices (Part 1 of 2) Notes (1), (2), and (3)

For a 30K gate EP2S30F672C3 device in a 672 pin FBGA package

CAVEATS:

• Stratix II devices offer a complete clock management solution with internal clock frequency of up to 550 MHz

•In Stratix II devices, the LVDS I/O standard requires a 2.5-V VCCIO level for the side I/O pins in banks 1, 2, 5, and 6. The top and bottom banks have different VCCIO requirements for the LVDS I/O standard. The LVDS clock I/O pins in banks 9 through 12 require a 3.3-V VCCIO level. Within these banks, the PLL[5,6,11,12]_OUT[1,2] pins support output only LVDS operations. The PLL[5,6,11,12]_FB/OUT2 pins support LVDS input or output operations but cannot be configured for bidirectional LVDS operations. The LVDS clock input pins in banks 4, 5, 7, and 8 use VCCINT and have no dependency on the VCCIO voltage level.

Source: "**Stratix II GX** device handbook", pages 1484

 (3) 1.152-Pin FineLine 1.508-Pin FineLine 780-Pin FineLine Device **DOA BGA BGA** EP2SGX30 29 transmitters 31 receivers EP2SGX60 29 transmitters 42 transmitters 31 receivers 42 receivers EP2SGX90 45 transmitters 59 transmitters 47 receivers 59 receivers EP2SGX130 71 transmitters 73 receivers

Table 11-3. Differential Channels in Stratix II GX Devices

only!!!! For a 30K gate EP2S**GX**30F672C3 device in a **780** pin FBGA package

CAVEATS:

Notes (1), (2),

•The LVDS I/O standard is a differential high-speed, low-voltage swing, low-power, general-purpose I/O interface standard. In Stratix II devices, the LVDS I/O standard requires a 2.5-V VCCIO level for the side I/O pins in banks 1, 2, 5, and 6. The top and bottom banks have different VCCIO requirements for the LVDS I/O standard. The LVDS clock I/O pins in banks 9 through 12 require a 3.3-V VCCIO level. Within these banks, the PLL[5,6,11,12]_OUT[1,2] pins support output only LVDS operations. The PLL[5,6,11,12]_FB/OUT2 pins support LVDS input or output operations but cannot be configured for bidirectional LVDS operations. The LVDS clock input pins in banks 4, 5, 7, and 8 use VCCINT and have no dependency on the VCCIO voltage level.

Table 8-2. Cyclone III Device Differential Channels Notes (1), (1) **Number of Differential Channels** Device Package **Pin Count** User I/O **Clock Pin** Total EP3C40 EQFP 240 14 $^{\rm 8}$ \mathbf{z} **FBGA** 324 49 8 57 484 115 $\overline{8}$ $\sqrt{23}$ **FBGA FBGA** 215 223 780 $\bf{8}$ **UBGA** 484 115 8 123 EP3C80 FBGA 484 101 8 109 FBGA 780 169 $\overline{8}$ 177 **UBGA** 484 101 109 8

223 total differential I/O channels for a EP3C40F780C6 device 177 total differential I/O channels for a EP3C80F780C6 device

07 Oct 2008

Source: "**Stratix II** device handbook", vol.II, section:" High-Speed Differential I/O Interfaces with DPA in Stratix II and Stratix II GX Devices"

Stratix® II and Stratix® II GX device family offers up to 1-Gbps differential I/O capabilities to support **sourcesynchronous** communication protocols such as HyperTransport™ technology, RapidI/O, XSBI, and SPI.

Source: "**Stratix II GX** device handbook"

Stratix® II and Stratix® II GX device family offers up to 1-Gbps differential I/O capabilities to support **sourcesynchronous** communication protocols such as HyperTransport™ technology, RapidI/O, XSBI, and SPI.

Source: "**Stratix II GX** device handbook"

Stratix® II GX devices incorporate dedicated embedded circuitry on the right side of the device, which contains up to 20 high-speed 6.375-Gbps serial transceiver channels.

Each Stratix II GX transceiver block contains four full-duplex channels and supporting logic. The transceivers deliver bidirectional point-to-point data transmissions, with up to 51 Gbps (6.375 Gbps per channel) of full-duplex data transmission per transceiver block.

The transceiver channels can be configured in one of the following functional modes:

- PCI Express (PIPE)
- OIF CEI PHY Interface
- SONET/SDH
- Gigabit Ethernet (GIGE)
- XAUI
- Basic (600 Mbps to 3.125 Gbps single-width mode and 1 Gbps to 6.375 Gbps double-width mode)
- SDI (HD, 3G)
- CPRI (614 Mbps, 1228 Mbps, 2456 Mbps)
- Serial RapidIO (1.25 Gbps, 2.5 Gbps, 3.125 Gbps)
- 07 Oct 2008CERN: GTK ASIC design review A. Cotta Ramusino, INFN-FE ²³

Ethernet MACs: internal (IP cores) vs external

Source: www.altera.com

10/100/1000 Mbps Ethernet MAC from *MorethanIP*

• IEEE 802.3 specification fully implemented

• Configuration dynamically supports 10-Mbps, 100-Mbps, or 1- Gbps operation.

• Interface connects seamlessly to commercial Gigabit Ethernet physical layer (PHY) device via a 8-bit gigabit medium independent interface (GMII) @ 125 MHz

• Interface connects seamlessly to commercial Fast Ethernet PHY device via a 4-bit medium independent interface (MII) operating at 25 MHz

• Integrated 1000Base-X physical coding sub-layer (PCS) and physical medium attachment (PMA) (optional) when implemented in Altera® Stratix™ GX devices with 8b/10b coding decoding and frame encapsulation

•Serial 1.25-Gbps medium dependent interface (MDI) (optional) implemented with Altera Stratix GX-embedded serializer/deserializer (SERDES)

• First-in first-out (FIFO) interface to user application

RX Control

CRC I Pausel

TX Control

CRC Pause

configuration command

MACT

ioi

ဆို

i≸

The Marvell "Alaska" single-port 88E1111 transceiver leads the industry with the lowest power consumption (only 0.75W), as well as the smallest package footprint option - only 9 mm x 9 mm. The Alaska single-port 88E1111 product performs all of the physical layer (PHY) functions for half- and full-duplex 10BASE-T Ethernet on CAT 3, 4 and 5 cable, and half- and full-duplex 100BASE-TX and 1000BASE-T Ethernet on CAT 5 twisted pair cable. Additionally, the 88E1111 device offers additional support of 1000BASE-X through an integrated 1.25 GHz SERDES.

RX.

FIFO

TX

FIFO

Statistics $\sqrt{4}$

Receive

Application

Interface

Transmit

Application

Interface

ALTERA FPGA resources: I/O standards, SER-DES units, memory and more **internal memory blocks**

Notes to Table 1-1

- (1) One ALM contains two ALUTs. The ALUT is the cell used in the Quartus® II software for logic synthesis.
- This is the equivalent number of LEs in a Stratix device (four-input LUT-based architecture). (2)
- (3) These multipliers are implemented using the DSP blocks.

Table 1-1. Stratix II GX Device Features

Note to Table $1-1$:

Includes two sets of dual-purpose differential pins that can be used as two additional channels for the differential receiver or differential clock inputs.

M512 RAM blocks are simple dual-port memory blocks with 512 bits plus parity (576 bits). These blocks provide dedicated simple dual-port or single-port memory up to 18-bits wide at up to 500 MHz. M512 blocks are grouped into columns across the device in between certain LABs.

M4K RAM blocks are true dual-port memory blocks with 4K bits plus parity (4,608 bits). These blocks provide dedicated true dual-port, simple dual-port, or single-port memory up to 36-bits wide at up to 550 MHz. These blocks are grouped into columns across the device in between certain LABs.

M-RAM blocks are true dual-port memory blocks with 512K bits plus parity (589,824 bits). These blocks provide dedicated true dual-port, simple dual-port, or single-port memory up to 144-bits wide at up to 420 MHz. Several M-RAM blocks are located individually in the device's logic array.

Memory Blocks: each Cyclone III FPGA M9K memory block provides up to 9 kbits of on-chip memory capable of operation at up to **260 MHz**. The embedded memory structure consists of columns of M9K memory blocks (configurable as RAM, FIFO buffers, or ROM).

ALTERA FPGA resources: I/O standards, SER-DES units, memory and more **Radiation: hardness issues / fault detection (SEU mitigation)**

From: "Radiation Results of the SER Test of Actel, Xilinx and Altera FPGA instances" - iRoC Technologies, SA,World Trade Center, PO Box 1510 38025 Grenoble **France,** www.iroctech.com – pp.114

" 1 **Executive summary:**

• Cosmic-ray and alpha-particle soft error rates were measured for five different architectures of FPGAs, from three different vendors, using three different programming technologies.

- Test methodology was compliant with JESD-89.
- SRAM-based FPGAs are liable to configuration SEU and SEFI when exposed to high-energy neutrons and alpha particles.
- Antifuse-based and Flash-based FPGAs did not exhibit any configuration SEU or SEFI when exposed to high-energy neutrons and alpha particles.
- Test results allowed the calculation of the ratio of SEFIs to SEUs. "

ALTERA's SEU mitigation approach:

User Mode (i.e. after the FPGA configuration is over) **Error Detection**:

• **Soft errors** are changes in a configuration random-access memory (CRAM) bit state due to an ionizing particle.

• **Stratix II, Stratix II GX and Cyclone series devices have built-in error detection circuitry** to detect data corruption by soft errors in the CRAM cells. This error detection capability continuously computes the CRC of the configured CRAM bits based on the contents of the device and compares it with the pre-calculated CRC value obtained at the end of the configuration.

• **The Cyclone III device error detection feature does not check memory blocks and I/O buffers**. These device memory blocks support parity bits that are used to check the contents of memory blocks for any error. The I/O buffers are not verified during error detection **because these bits use flip-flops as storage elements that are more resistant to soft errors**. **Similar flip-flops are used to store the pre-calculated CRC and other error detection circuitry option bits.**

• You can implement the error detection CRC feature with existing circuitry in **Stratix II, Stratix II GX and Cyclone III** devices, eliminating the need for external logic. The CRC is computed by the device during configuration and checked against an automatically computed CRC during normal operation. **The CRC_ERROR pin reports a soft error when configuration CRAM data is corrupted, and you must decide (by means of an independent configuration controller,** for instance) whether to reconfigure the FPGA by strobing the nCONFIG pin low or ignore the error.

XILINX FPGA resources: I/O standards, SER-DES units, memory and more **Pricing (approximate)**

Summary of Virtex-4 Family Features

- Three Families -1 X/SX/FX
	- Virtex-4 LX: High-performance logic applications solution
	- Virtex-4 SX: High-performance solution for digital signal processing (DSP) applications
	- Virtex-4 FX: High-performance, full-featured solution for embedded platform applications
- Xesium™ Clock Technology
	- Digital clock manager (DCM) blocks
	- Additional phase-matched clock dividers (PMCD)
	- Differential global clocks
- XtremeDSPTM Slice
	- 18 x 18, two's complement, signed Multiplier
	- Optional pipeline stages $\mathcal{L}^{\mathcal{L}}$
	- Built-in Accumulator (48-bit) and Adder/Subtracter
- Smart RAM Memory Hierarchy
	- Distributed RAM L.
	- Dual-port 18-Kbit RAM blocks
		- Optional pipeline stages
		- Optional programmable FIFO logic automatically remaps RAM signals as FIFO signals
	- High-speed memory interface supports DDR and DDR-2 SDRAM, QDR-II, and RLDRAM-II.
- SelectIO[™] Technology
	- 1.5V to 3.3V I/O operation
	- Built-in ChipSyncTM source-synchronous technology
	- Digitally controlled impedance (DCI) active termination
	- Fine grained I/O banking (configuration in one bank)
- Flexible Logic Resources
- Secure Chip AES Bitstream Encryption
- 90-nm Copper CMOS Process
- 1.2V Core Voltage
- Flip-Chip Packaging including Pb-Free Package Choices
- b Transceiver (MGT) [FX only]
- , 0
	- \overline{a}
	- .
fa
- Multiple Tri-Mode Ethernet MACs [FX only]

XC4VFX60-11FF672CS1 \$ 1070,0000 **XC4VFX60-10FF672CS1** \$ 856,2500 Virtex-4 FX: **20K** logic cells

Virtex-4 FX: **40K** logic cells

XC4VFX40-12FF672CS1 \$ 866,2500

- **XC4VFX40-11FF672CS1** \$ 618,7500
- **XC4VFX40-10FF672CS1** \$ 495,0000

XC4VFX20-12FF672CS1 \$ 433,7500 Virtex-4 FX: **20K** logic cells

XC4VFX20-11FF672CS1 \$ 310,0000

XC4VFX20-10FF672CS1 \$ 247,5000

Virtex-4 Q Pro-V: **radiation tolerant devices**

Table 1: Virtex-4 QPro-V FPGA Family Members

07 Oct 2008

XILINX FPGA resources: I/O standards, SER-DES units, memory and more **Virtex-4 QPro-V: radiation hardness issues**

Radiation- Hardened Virtex-4 QPro-V FPGAs provide unprecedented integration with Advanced Silicon Modular Block (ASMBL™) architecture, including high-performance logic, PowerPC® embedded processors, XtremeDSP™ signal processing solution and tri-mode Ethernet MACs all in a single device. Radiation-Hardened Virtex-4 QPro-V FPGAs are a powerful alternative to ASIC and antifuse technologies.

Radiation-Hardened Virtex-4 QPro-V FPGAs are based on commercial Virtex-4 technology, providing enhancements to the popular Virtex and Virtex-II families — making previous-generation designs upwards compatible. Radiation-Hardened Virtex-4 QPro-V FPGAs offer over 350 MHz performance with TID of 250 krad.

From: "Radiation-Hardened Virtex-4 QPro-V Family Overview" - XILINX – pages 7 - March 31, 2008 **Radiation-Hardness Assurance**

The radiation-hardened Virtex^{™-4} QPro-V FPGAs are guaranteed for total ionizing dose (TID) life and single-event latch-up (SEL) immunity. Extensive single-event upset (SEU) characterization is performed and reported by the SEE Consortium.

Total Ionizing Dose

Each wafer lot is sampled and tested per Method 1019 to assure that device performance meets or exceeds the quaranteed DC electrical specification requirements, as well as AC and timing parameters at maximum quaranteed total dose levels.

Single-Event Latch-Up

The radiation-hardened Virtex-4 technology incorporates a thin epitaxial layer in the wafer manufacturing process for

latch-up immunity assurance. The qualified mask set is verified in a heavy ion environment under vacuum, and tested at maximum V_{CC} and maximum operating temperature, to a fluence exceeding 1E7 particles/cm².

Single-Event Upset

Additional experiments are conducted in heavy ion, proton, and neutron environments in order to measure and document the susceptibility and consequence of SEU(s). An industry consortium oversees and validates the test methods, empirical data collected, and resulting analysis.

Conclusions are published on the website as well as international conferences. The Single-Event Effects Consortium Reports can be found at:

http://parts.jpl.nasa.gov/resources.htm

Table 2: Radiation Tolerances⁽¹⁾

XILINX FPGA resources: I/O standards, SER-DES units, memory and more
Virtex-4: supported I/O standards
Table 7: SelectIO DC Input and Output Levels

Notae

Tested according to relevant specifications. Applies to both 1.5V and 1.8V HSTL.

Using drive strengths of 2, 4, 6, 8, 12, 16, or 24 mA. 2 Δ Using drive strengths of 2, 4, 6, 8, 12, or 16 mA.

For more information on PCI33 3, PCI66 3, and PCI-X, refer to the Virtax-4 FPGA User Guide, SelectIO Resources, Chapter 6. 5.

GTL (Gunning Transceiver Logic)

The Gunning Transceiver Logic (GTL) standard is a high-speed bus standard (JESD8.3) invented by Xerox. Xilinx has implemented the terminated variation for this standard. This standard requires a differential amplifier input buffer and an open-drain output buffer. The negative terminal of the differential input buffer is referenced to the V_{REF} pin.

Figure 6-35: GTL with External Parallel Termination and Unconnected V_{CCO}

Table 6-10: GTL DC Voltage Specifications

Potentially compatible with INFN-TO GTK ASIC's diff. I/O levels (@1.2V supply)

XILINX FPGA resources: I/O standards, SER-DES units, memory and more **Virtex-4: supported I/O standards**

LDT DC Specifications (LDT 25) Table 0: LDT DC Specifications

HyperTransport Protocol (LDT)

The HyperTransport^{IM} protocol or formally known as Lightning Data Transport (LDT) is a low-voltage standard for high-speed interfaces. Its differential signaling based interface is very similar to LVDS. Virtex-4 FPGA IOBs are equipped with LDT buffers. Table 6-35 summarizes all the possible LDT I/O standards and attributes supported.
Table 6-35: Allowed Attributes of the LDT VO Standard

Compatible with INFN-TO GTK ASIC's diff. I/O levels (@1.2V supply)

Notes:

1. Recommended input maximum voltage not to exceed V_{COO} + 0.2V.

2. Recommended input minimum voltage not to go below -0.5V.

1. Recommended input maximum voltage not to exceed $V_{\rm CO2}$ + 0.2V.
2. Recommended input minimum voltage not to go below –0.5V.

XILINX FPGA resources: I/O standards, SER-DES units, memory and more **Virtex-4: supported I/O standards**

compatible with CERN GTK ASIC's diff. I/O

Extended LVDS DC Specifications (LVDSEXT 25)

levelsTable 10: Extended LVDS DC Specifications

1. Recommended input maximum voltage not to exceed V_{CO2} + 0.2V.
2. Recommended input minimum voltage not to go below –0.5V.

LVPECL DC Specifications (LVPECL 25)

These values are valid when driving a 100Ω differential load only, i.e., a 100 Ω resistor between the two receiver pins. The Vou levels are 200 mV below standard LVPECL levels and are compatible with devices tolerant of lower common-mode ranges. Table 11 summarizes the DC output specifications of LVPECL. For more information on using LVPECL, see the Virtex-4 FPGA User Guide: Chapter 6, SelectIO Resources.

Table 11: LVPECL DC Specifications

Notes:

1. Recommended input maximum voltage not to exceed V_{CCO} + 0.2V.

2. Recommended input minimum voltage not to go below -0.5V.

RocketIO DC Input and Output Levels

Table 12 summarizes the DC input and output specifications of the Virtex-4 FPGA RocketIO Multi-Gigabit Serial Transceivers. Figure 1 shows the single-ended output volt-Table 12: RocketIO DC Specifications

age swing. Figure 2 shows the peak-to-peak differential output voltage. Consult the Virtex-4 RocketIO Multi-Gigabit Transceiver User Guide for further details.

Notes:

The maximum V_{TRX} is 1.26V when bypassing the internal AC coupled V_{ICM}. V_{TRX} must be less than or equal to AVCCAUXRX.
The cutput swing and pre-emphasis levels are selected using the attributes discussed in Chapter 4:

 $\overline{2}$ E. RockettO Multi-Gigabit Transceiver User Guide for details.
BockettO Multi-Gigabit Transceiver User Guide for details.
3. V_{TTY} is 1.5 ± 5%; different amplitudes possible with adjusted DAC values.

XILINX FPGA resources: I/O standards, SER-DES units, memory and more **Virtex-4: switching performances**

I have not found, in the Virtex-4 datasheet, a quote on the maximum toggle frequency at the I/O pins for each standard, as in the ALTERA data sheets.

The only maximum toggle rate quoted were:

Clock Buffers and Networks

Switching characteristics of I/O block pads are given in terms of propagation delays only:

TIOPI is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer. TIOOP is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.

TIOTP is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer.

Table 27: IOB Switching Characteristics(1,2)

1.3) Product Table

Ethernet MAC Overview

**Number of available RocketIO Multi-Gigabit Transceivers.

Table (1): Virtex-4 Products

ACTEL FPGA resources (brief)

ZActel®

Rate This Document

$v2.6$ $\overline{\mathbf{F}}^{\mathbf{m}}$ **FuseLock**

Axcelerator Family FPGAs

· Flexible, Multi-Standard $-1.5V$, 1.8V, 2.5V, 3.3V - Bank-Selectable I/Os-

PCI, and 3.3V PCI-X

. 700 Mb/s LVDS Capable I.

Specifications

• Up to 684 I/Os

Features

Antifi neutrons and are therefore suitable for high reliability applications at ground level and at aviation altitudes. » More

ACTEL FPGA resources (brief)

