

Giulio Dellacasa Design review of the NA62 GTK ASIC demonstrator circuits





GTK design review Oct 08







EoC Data Format



Frame header

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1			100	- 25		Fra	me n	umb	er	 5 1	S	S.S	S3 - 8	33 - B	8 1	8 8	8	s	8 - B	s	8 8	6 - 88	80	8	200	250	194	9.9	839

Data

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0				Colu	umn a	ddres	s	Pix	el ado	dress	;			Coa	arse r	neasu	re							Fir	le me	easu	tre				

Frame trailer

		-		-																											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	0	N. 10			(a))		Wo	rd co	ounte	r				~								CRO	2-16							

- Data are grouped in Frames
- Definition of Frame: all the data which belong to the same turn of the Coarse Counter (6,4 µs)

GTK design review Oct 08









Where:

- \square p(x) message to transmit (our data)
- g(x) polynomial
- \Box r(x) reminder
- m(x) transmitted message
- CRC operation is performed word by word, updating the CRC value each step
- In our case, for the Trailer word the CRC is calculated forcing the CRC field to 0 and then the correct value is appended



CRC: polynomial



- The selection of polynomial is crucial, but its goodness is based on the experience. So a standard poly is recommended
- CRC-16: selected polynomial is X¹⁶+X¹⁵+X²+1
- IBM and USB standards, also used in the CMS DAQ
- CRC-16 detects: single errors, double errors and burst errors (lower than 16 bit), odd number of errors. In total 99.9984 % of errors can be detected (for data length less than 2¹⁵ bit, so 1024 words of 32 bit)



The output stage





GTK design review Oct 08



Readout Options



In order to slow down the output bus speed and to simplify the test/debug operations a set of options is provided:

- Frame request: when asserted (H with a pulse width: 1÷16 clock cycles) ONLY ONE frame is transmitted to the output FIFO. If it is asserted for a longer time, ALL the frames are transmitted to the output FIFO, until the signal is released. If the signal is always down nothing is sent to the output FIFO
- Back pressure. When this signal is asserted (H) all the read operations are stopped (no data on the output bus, but still sent to the output FIFO)
- Half rate: when asserted (H) the output bus (and its Dval flag) can be synchronized with an external 80 MHz clock

GTK design review Oct 08





Half Rate off



Vir Copy Syn All	tual Simulator yright 1993-200 opsys, Inc. Rights Reservo	Environment D2 ed.	User Date	: gdellaca0e. : Mon Aug 25	Lt90xs 17:04:19 2008		Signal Slice Time Range Time Slice	: 1 of 1; sigr : [9,012,000, : 1 of 1; time
C1	9025000.0					Tit	ne (1 ps)	
C2 Delta	9050000.0 1 25000.0	06 9.02e+06	c1 9.03e+06 9.	C2 9.05 .04e+06	e+06 9.06e+06	9.07e+06	9.08e+06	9.09e+06 9.
Il	RESET							
11	CLK							
Il	OE_COL		1					
Il	DVAL							
Il	F(15 DOWNTO 0)	0000	8000 0001	8000	0084 1b5c	0084	00c4 2178	00c4
Il	IHALFRATE							
Il	HALFRATE							
II	BACKP		1 1					

GTK design review Oct 08



Half Rate on



C1 90250 C2 90625 Delta 37500 Il F Il II	000.0 500.0 06 0.0 RESET	9.02e+06	C1 9.03e+06	9.04e+06	9.05e+06 9.	C2 9.0' 06e+06	Time (7e+06 9.	1 ps) 08e+06	9.09e+06 9.:
C2 90625 Delta 37500 Il F Il Il OE	000.0 0.0 RESET	9.02e+06	C1 9.03e+06	9.04e+06	9.05e+06 9.	C2; 9.0' 06e+06	7e+06 9.	08e+06	9.09e+06 9.:
II F II II OE	CLK								
II II OE	Clk					A CONTRACTOR OF			
II OE		A CONTRACTOR OF A SUMPLY OF A							
	COL	-							-
II	DVAL								
II T(15 DOWNT	ro o)	0000	8000	0001	8000	008	1	1b5c	0084
II IHALF	TRATE								
II HALF	RATE								
Il E	BACKP								





- Synchronization between pixels cells and EoC circuit
- Synchronization between EoC output bus and DAQ board
- For those reason clock distribution is crucial along the whole chip, in order to avoid skews between different parts of the circuit



Used tools



- VHDL simulations: Synopsys Scirocco VCS-MX v.2006.06
- Synthesis: Synopsys Design Vision v.2006.06
- Digital routing: Cadence Encounter 6.2
- Post-layout simulations: Cadence (Verilog)



Simulations



FIFOs Depth	N. Events @140 kHz	Max.words	Lost Evt. Dead time	Lost Evt. FIFO full	Theory
4	10000	3	~0,25%	0	0,008 %

 $P_{Lost}(n) = 1 - \sum_{0}^{n} \frac{\rho^{n} e^{-\rho}}{n!}$ $\rho = \lambda T = 0.108$ (freq. x Conv. Time)

Hits rate (kHz)	Dead time lost events	Coarse FIFO lost events	Output FIFO lost events
140	18	0	0
160	18	0	0
180	19	0	0
200	25	1	0
220	22	0	0
240	26	1	0
260	28	3	0
280	31	4	0

GTK design review Oct 08