


End OF Column Circuits – Design Review

Sakari Tiuraniemi




End Of Column Architecture - overview

- 40 columns of 45 pixels
 - Total of 1800 pixels
- Only analogue circuits in the pixel
 - pre-amplifier, discriminator
 - Differential current mode transmission of output pulse via transmission line
 - 9 transmission lines shared with 5 pixels
 - 5 transmission lines for group address (5 groups of 9 pixels)
- All noisy digital circuits in the periphery of the pixel array
 - DLL, coarse count, time stamping and data processing and transmission (lvds)
- Each end of column consists of register banks
 - 18 fine hit registers
 - 36 coarse hit registers
- One DLL (and coarse counter) to drive 40 End of Column blocks
 - Needs good buffering
- Pixel output converted into CMOS level pulses to trigger hit registers
 - Trigger for both leading and trailing edge
- LVDS for off chip transmission

9x5 pixel (folded column) demonstrator - EOC

- 1 End OF Column- block will be implemented for the folded column (and 1 for the short column of 9 pixels)
- In addition one DLL+TDC w/ RX is implemented to test DLL
- EOC consists of
 - RX cell (9+5 receivers)
 - Fine HR bank (18)
 - Coarse HR bank (18/36)
 - Address HR bank (5)
 - 32 cell DLL (320 MHz)
 - 32-bit Coarse counter
- The immense amount of data is read out serially w/ LVDS
 - One LVDS driver per TDC




End OF Column Circuits

- DLL
 - 32 delay cell voltage controlled delay line to provide fine time information for fine HR
 - Delay of the delay line is adjusted (and 'locked') to match one reference clock cycle (3.125 ns)
 - Delay of each cell is ~97.66 ps resulting in a 3.125 ns time span
- Coarse Counter (32 bits)
 - Consists of two counters with opposite phases two provide a stable coarse time (at all times) for coarse HR
 - Selection of counter output made according to fine time information
- Hit registers
 - 32 cell registers build of D-type flip flops
 - Each hit register is implemented with shift register to provide serial output as from the start
 - To avoid readout lines filling the whole periphery of the chip
- Receiver
 - Receiver cell gives a CMOS output with timing and pulse width information (see pres. of Pierre)
 - Followed by a transition detection circuit to generate two signals: HIT_lead and HIT_trail used for triggering the corresponding HR


Delay Locked Loop - DLL


- Delay locked loop
 - Voltage controllable delay line (VCDL) of 32 delay cells
 - Phase detector
 - Bang bang
 - Charge pump
 - Output buffers
 - Differential and
 - Single-ended





Delay Locked Loop - DLL

- Christian's DLL downscaled to ~100ps
 - Only delay cell, buffers and its bias circuit needed to be redesigned
- Device size and bias current scaled down
 - pmos loads 2 μm , nmos current source 2 μm , input pair nmos 4 μm
- $I_{\text{bias}} = 86 \mu\text{A}$, $V_{\text{supply}} = 1.2 \text{ V}$
 - 103 μW per delay cell
 - Differential Buffer: 625 μA
 - Single-ended buffer: 69 μA
 - 27.58 mW for 32 delay cells, phase detector and charge pump
- Delay $\tau_D \approx 97.66 \text{ ps}$
- A differential output buffer is introduced to provide 'lvds' level signal to be distributed over the whole length of the chip (40 Fine HR banks (18 registers per bank))
 - The buffer is not needed in demonstrator, but is left in the design
- A single-ended buffer is to provide CMOS level signal to Phase Detector
- In front of each of the 40 fine HR banks there's another single-ended buffer to provide CMOS level signal to hit registers data input
- Phase detector, charge pump and start up circuit identical to Christian's













Delay Element with buffers







Voltage Controllable Delay Line, VCDL




DLL - simulations





- Up left: DLL non-buffered differential output
- Up right: DLL buffered differential output
- Right: DLL buffered single-ended output

(outputs of delay cells 15 and 16)



DLL – Jitter, Transient Analysis



Transient Response



- V_{CTRL} variation induced jitter at the last delay element output
 - $\Delta\tau = 13.713 \text{ ps}$
- With
 - $C = 20 \text{ pF}$
 - $I_{cp} = 1.72 \text{ }\mu\text{A}$
- Jitter at the last delay element output
 - $\Delta\tau = 10 \text{ ps}$
- With
 - $C = 50 \text{ pF}$
 - $I_{cp} = 1.72 \text{ }\mu\text{A}$


Coarse Counter

- 2 x 32-bit synchronous counter
 - 180 degree phase difference to provide a steady output at all times
 - Selection of coarse counter output to be organized to avoid reading output when changing state
 - Using the fine time information
 - Selection either on chip or off chip




Coarse Counter

- Ripple carry counter is too slow for a 32-bit counter @ 320 MHz
- Carry look-ahead scheme applied:
 - Dividing the counter into 4-bit blocks
 - C_{out} for the 4 bit block is provided by looking at the outputs and C_{in}




- Example 4-bit synchronous counter:
 - Instead of load, reset is applied to set the state of the counter to '0000' through D_0, D_1, D_2, D_3
 - Reset is latched with CLK



230 μ m

Time to Digital Converter


- Tapped delay line
 - 32 cells, 97 ps
- Two hit registers
 - One for leading and one for trailing edge
- Shift registers together with hit registers are used to provide serial output data
- One DLL is providing the fine time for each of the 40 end of column consisting
- One EOC consists of 18 fine HR and 36 coarse HR
 - Coarse HR gets time from coarse counter
- Only 1 EOC in the demonstrator



Hit Registers

- Fine HR
 - 32 D-flip flops
 - Buffer stage driving clock input
 - Differential to single-ended buffer stage driving data input
 - Bank level
 - Shift register implemented to side
- Coarse HR
 - 2x32 D-flip flops
 - Buffer stage driving clock input
 - Single-ended buffer stage driving data input
 - Bank level
 - Shift register implemented to side

D-type flip flop, DFF




32 cell hit register with (clock) input buffer



Receiver

- Receiver Bank consists of 9 + 5 receiver cells (Pierre)
- Each receiver is followed by a transition detection circuit which provides two signals: HIT_lead and HIT_trail
- The length of the pulse is provided by a delay line (current starved inverters)
- The two signals are used to trigger hit registers for fine and coarse time
- The HIT_trail is also used as a control signal to:
 - block possible overlapping hits (by disabling the output buffer)
 - set a flag for 'ready to read the shift registers'


Transition detection:



Cmd: Sel: 0

Tools Design Window Edit Add Check Sheet Options Migrate IBM_PDK

Help



mouse L: schSingleSelectPt()


M: schHiMousePopUp()

R: schZoomFit(1.0 0.9)

Cmd: Sel: 0

Tools Design Window Edit Add Check Sheet Options Migrate IBM_PDK

Help




mouse L: schSingleSelectPt()

M: schHiMousePopUp()

R: schZoomFit(1.0 0.9)


Trigger generation

- An additional delay of 260 ps is introduced due to the D-flip flop and the buffer stage
- Blocking following hits until HR is read is done by having the first buffer inverter disabled
- Each trigger signal drives 3 hit registers
 - Additional buffer stage in each HR



Cmd: Sel: 0

Tools Design Window Edit Add Check Sheet Options Migrate IBM_PDK Help





mouse L: schSingleSelectPt()


M: schHiMousePopUp()


R: schHiDescendRead()

>










mouse L: mouseSingleSelectPt

M: leHiMousePopUp()

R: leHiCreateRuler()

>



299.350

250

200

150

100

50

0


0 50 100 150 200 250 300.020


vcc1a

gnd1a

vcc1b

The End






mouse L: mouseSingleSelectPt

M: leHiMousePopUp()

R: geScroll(nil "wnil")

>





480.730

475

470

465

460

455

450

445

440

435

430

425

420

415

410


405

400

395

390

385




mouse L: mouseSingleSelectPt

M: leHiMousePopUp()

R: geScroll(nil "w"nil)

>

Demonstrator Architecture



TDC per 5 pixels – EOC

- 9 TDCs, each for a group of 5 non-adjacent pixels
- 32 to 5 bit encoders integrated with hit registers
 - Instead of reading out all the 32 bits
 - Avoid 32x2x9x40 parallel lines in the layout, decrease complexity of the following circuitry
- Encoders not used in the demonstrator

