LLRF05



Contribution ID: 26

Type: invited

Characterization of SNS low-level RF control system

Wednesday 12 October 2005 12:30 (20 minutes)

A single high-density FPGA XC2V1500 plus 14-bit ADCs/DAC and 128Mb SRAM forms the digital hardware platform of SNS low-level RF control system. The carefully designed HDL implementation has limited controller latency under 150 ns (6 clock cycles) which allows the possibility for obtaining a rapid real-time feedback control. Given the typical 1 us external loop delay , a small signal control bandwidth over 100kHz has been demonstrated on a NC cavity with a classic SISO/P-I control only configuration. The large on-chip dual-port RAM and logic as well as the off-chip SRAM supports the implementations of more sophisticated dsp/feed forward algorithms required for pulsed super-conducting LINAC.

Author: Mr MA, Hengjie (SNS, Oak Ridge National Laboratory)

Co-authors: RATTI, Alex (Lawrence Berkeley National Laboratory); Mr PILLER, Chip (Oak Ridge National Laboratory); Dr KASEMIR, Kay (Oak Ridge National Laboratory); Dr DOOLITTLE, Lawrence (Lawrence Berkeley National Laboratory); Mr CHAMPION, Mark (Oak Ridge National Laboratory); Mr CROFFORD, Mark (Oak Ridge Nat

Presenter: Mr MA, Hengjie (SNS, Oak Ridge National Laboratory)

Session Classification: Talks Session 3