

Complex Digital Circuit Design for LHC Low Level RF

John Molendijk CERN AB/RF/cs

A decorative graphic consisting of several sets of concentric circles, resembling ripples in water, located in the bottom right corner of the slide. The circles are light blue and vary in size and opacity, creating a subtle background pattern.

Presentation

➤ *Design Flow Overview*

- FPGA Design Tools
- PCB Related Tools

➤ Implementations


- Digital Signal Treatment Modules
- General Controls Modules

➤ Acquisition Examples

- Tuner Calibrate Sweep
- Tuner Stepping Noise Observation

Design Flow Overview 1/2

➤ FPGA



Visual Elite


➤ Advantages Visual Elite tool

- Generates Device independent portable VHDL code.
- Code reusability
- Graphical Design Builder
- Graphics to text, text to graphics conversion
- Powerful auto-documenting creates html

➤ Disadvantages

- Need a synthesizer AND the FPGA dev. Sys.
- Multiple work directories, more complex environment
- Need to include Device / Vendor specific library if device specific features are required (reducing portability)

Design Flow Overview 2/2



Presentation


- Design Flow Overview
 - FPGA Design Tools
 - PCB Related Tools
- *Implementations*
 - *Digital Signal Treatment Modules*
 - General Controls Modules
- Acquisition Examples
 - Tuner Calibrate Sweep
 - Tuner Stepping Noise Observation

Tuner Loop Module [7],[8]

- V_{acc} Reference Channel &
- I_{c fwd} Channel

to DSP tuning algorithm:


$$(\Delta f/f_0)_{n+1} = (\Delta f/f_0)_n + a \varepsilon_n / |V_{acc}|^2$$



FPGA: XC2V2000-6FG676C


DSP: ADSP TS101S BGA625

Tuner Loop Module



LLRF05 J.Molendijk CERN
AB/RF/cs

Digital I/Q Demodulator 1/2 [1]




Moving Average over 1 cycle
for PM & Observation Memory
Full 40MSPS rate & Offset compensation!

$$\left[\begin{array}{l} I'_i = \frac{(I_i + \text{Offs}) - (-I_{i+1} + \text{Offs})}{2} \\ Q'_i = \frac{(Q_i + \text{Offs}) - (-Q_{i+1} + \text{Offs})}{2} \end{array} \right.$$

TunerCtrl applies 2 stage CIC with R=16 => Average over I/Q 16 (even) samples => Offset Cancelled.

Digital I/Q Demodulator 2/2

I/Q Demodulator




Phase Rotator

$$I_{out} = I_{in} \cdot \cos Y - Q_{in} \cdot \sin Y$$

$$Q_{out} = Q_{in} \cdot \cos Y + I_{in} \cdot \sin Y$$


Bit Pn(31) dropped since $X^{C000FFFF} \ll P_n \ll X^{3FFF0001}$

Rotator Gain = 1
 $0x8001 \ll \cos(Y) \ll 0x7fff$
 $0x8001 \ll \sin(Y) \ll 0x7fff$
 $FS = 0x7fff$



2 Stage CIC16 2/2 [3]

A 2 stage Decimate by 16 CIC filter




$$F(z) = \left[\frac{1 - z^{-RD}}{1 - z^{-1}} \right]^S = \left[\frac{1 - z^{-32}}{1 - z^{-1}} \right]^2 \Rightarrow \text{RDS (64) zeros and S poles (2)}$$

Resource economic solution for decimating filters.


Rise-time = 0.9 μs to allow LHC abort gap to remain visible

2 Stage CIC16 2/2




Power Product

Power product calculates the sum of squares of I and Q = Square of Modulus.




Cross Product as Phase Discri

- $u \times v = u_x v_y - u_y v_x$
- $|u \times v| = |u| \times |v| \sin\theta = \varepsilon IcFwd$
- $u = V_{acc}, v = IcFwd$




MinMax

MinMax -> AvgOut = Max(SigIn) + Min(SigIn)




Decimating LPF256

- Cascade of CIC16_2, 2x F2, F3 & F5. calculates average $|V_{acc}|^2$ over an LHC turn.
- Design according to Goodman and Carey [2], [3]




Rise-time = 200 μ s \sim -60dB at LHC Frev of 11kHz

F3 Halfband filter 1/2




F3 Halfband Filter 2/2




Variable Rate Integrating filter for Observation Buffer

An Integrating by 2^n decimator with $15 \geq n \geq 0$

Bgrow = n



Limiting Adder




In case both A and B have a similar sign but the Sum output is of the other sign the output is set to be either MaxInt or MinInt depending on the input signal sign.

Presentation

- Design Flow Overview
 - FPGA Design Tools
 - PCB Related Tools
- *Implementations*
 - Digital Signal Treatment Modules
 - *General Controls Modules*
- Acquisition Examples
 - Tuner Calibrate Sweep
 - Tuner Stepping Noise Observation

Read Modify Write Register




A Read Modify Write Register avoids data corruption if control register bits are used by different threads. The register is updated in 1 single access cycle.

LFSR Counter 1/2

18 bit LFSR example

Linear Feedback Shift Register



characteristic polynomial: $f(x) = X^{10} + X^{17}$


primitive non reducible polynomial yields

maximum sequence length $\Rightarrow 2^n - 1 \Rightarrow 2^{18} - 1 = 262143$

lockup state SR = 0 needs detection and recovery.

LFSR Counter 2/2

18 bit LFSR implementation example



By seeding the LFSR with "01" & X"CA3E" upon SlowClk out we divide the Clk by 250000

```
entity LFSR18 is
port (reset : in std_logic ;
      MHz50 : in std_logic ;
      TimeOut : out std_logic );
end;

architecture V1 of LFSR18 is

constant SR_ini : Std_logic_vector:=X"FFFF" & "10";
constant AllOne : Std_logic_vector:=X"FFFF" & "11";
constant AllZero : Std_logic_vector:=X"0000" & "00";
constant Del5ms : Std_logic_vector:="01" & X"CA3E";

signal SR: Std_logic_vector(17 downto 0);

begin

process(MHz50,reset)
begin
if (reset = '1')
then
SR <= Del5ms;
TimeOut <= '0';
elsif (MHz50'event and MHz50 = '1')
then
for i in 16 downto 0
loop
SR(i+1) <= SR(i);
end loop;
SR(0) <= SR(17) xor SR(10);
if SR = AllOne
then
TimeOut <= '1';
SR <= Del5ms;
else TimeOut <= '0';
end if;
if SR = AllZero --just in case
then SR <= SR_ini;
end if;
end if;
end process;


end;
```

Presentation

- Design Flow Overview
 - FPGA Design Tools
 - PCB Related Tools
- Implementations
 - Digital Signal Treatment Modules
 - General Controls Modules
- *Acquisition Examples*
 - Tuner Calibrate Sweep
 - Tuner Stepping Noise Observation


Tuner Calibration Sweep

- Output buffer $|V_{acc}|^2$ & $\epsilon I_c F_{wd}$ acquired with $T_{sample} = 1.635$ ms, buffer length = 13.4s



Tuner Stepping, Noise Observation

- Output buffer $|V_{acc}^2|$ & ϵ_{lcFwd} . $T_{sample} = 1.635$ ms, buffer length = 13.4s



Steady Tuned Condition, only 4 tuning steps (back and forth) over 13.4s. Slow Ratio drift phenomena probably due to He fluctuations.

References

- Digital I/Q demodulator
 - [1] Ziomek, C. and Corredoura, P: “Digital I/Q Demodulator” PAC’95
- CIC and Halfband filter design
 - [2] D.J. Goodman, M.J. Carey: “Nine Digital Filters for Decimation and Interpolation,” IEEE transactions on acoustics, and signal processing, vol. ASSP-25, No. 2, April 1977
 - [3] Uwe Meyer-Baese: “Digital Signal Processing with Field Programmable Gate Arrays”.
- Principles of LHC Tuner Loop
 - [4] P. Baudrenghien: “Principles of the LHC Tuner Loop” (in work)
- LFSR
 - [5] <http://direct.xilinx.com/bvdocs/appnotes/xapp052.pdf>
 - [6] <http://en.wikipedia.org/wiki/LFSR>
- LHC Tuner Loop Module Hardware
 - <https://edms.cern.ch> -> Global Database -> Search
 - [7] LHC Tuner RF Front-end EDA-00331
 - [8] LHC Tuner Control card EDA-00572

Software

- Visual Elite (Summit)
- Synplify (Synplicity)
- ISE (Xilinx)
- Quartus (Altera)
- Concept, PartDeveloper, Allegro, Spectra Quest, NC-sim (Cadence)