



# DEPFET Prototype System for the ILC Vertex detector: First test beam results

Lars Reuen,  
7<sup>th</sup> Conference on Position Sensitive Devices,  
Liverpool

*Univ. of Bonn:*

M.Karagounis, R.Kohrs, H.Krüger, L.Reuen, C.Sandow, E.von Törne, M.Trimpl, J.Velthuis, N.Wermes

*Univ. of Mannheim:*


P.Fischer, F.Giesen, I.Peric

*MPI Halbleiterlabor Munich:*

L.Andricek, G.Lutz, H.G. Moser, R.H.Richter, M.Schnecke, L.Strüder, J.Treis, P.Lechner

- Reminder
  - ILC requirements
  - DEPFET principle of operation
  - DEPFET ILC prototype system
- Material Budget → Power dissipation
- First Test Beam Results



- Time structure: one train of **2820 crossings** in **~1 ms** every **~200ms**
  - Hit density: for  $r = 15 \text{ mm}$ : **~ 100 tracks / mm<sup>2</sup> / train**
  - Row readout rate: **> 20 MHz**
  - **Occupancy < 0.5 %**



- Radiation length: **~0.1% X<sub>0</sub> per layer** → **Talk by G. Lutz**
  - thinned sensors (50 μm)
  - **low power consumption**
- Radiation tolerance: **≥ 200 krad** (for 5 years operation) → **Poster by L. Andricek**
- Resolution: **few μm** (⇒ pixel size ≤ 25 x 25 μm<sup>2</sup>)

- A **p-FET** transistor is integrated in every pixel
- Electrons are collected at an „internal gate“ and **modulate the transistor current**
- Signal charge is removed via a clear contact

Potential distribution:



- **Fast** signal collection in **fully depleted** bulk
- **Low noise** due to small capacitance and first amplification in pixel
- Transistor can be **switched off** by external gate – charge collection is then still active !

# DEPFET matrix operation


## Switcher:

- 64 x 2 outputs
- Max  $\Delta V = 25V$
- Clear and Select

pixel matrix with row wise read out

## CURO:

- current based read out
- 128 channels
- pedestal subtraction & zero-suppression
- Noise per sampling:  
30 nA @ 24 MHz
- row rate up to 24 MHz




**Matrix:** MPI, Munich  
**Switcher:** Mannheim Univ.,  
 Bonn University  
**CURO:** Bonn University


Gate  
Switcher

DEPFET Matrix  
64x128 pixels,  $36 \times 28.5\mu\text{m}^2$

Clear  
Switcher



Current Readout  
CUROI



PCB with  
DEPFET matrix

Analog board  
with ADCs etc.

USB based digital  
interface board

# Expected Power Dissipation

## Measured Power Dissipation:

- Switcher: 6.3 mW per active channel at 50MHz
- CURO: 2.8 mW / channel

## Assumed Power Dissipation of DEPFET Sensor:

- $P_{\text{DEPFET}}$ : 0.5 mW per *active* pixel ( $V_{\text{Drain}} = 5 \text{ V}$ ,  $I_{\text{Drain}} = 100 \mu\text{A}$ )


**duty cycle:**  
**1/200**

**Only active pixel dissipate power**  
1024 active pixels per module  
8 modules in Layer 1  
→ **8192 active pixels**

## Expected Power Dissipation in Layer 1:


- Sensor:  $8192 \times 0.5 \text{ mW} / 200 = 20 \text{ mW}$
  - Switcher:  $16 \times 6.3 \text{ mW} / 200 = 0.5 \text{ mW}$
  - Curo:  $8192 \times 2.8 \text{ mW} / 200 = 114 \text{ mW}$
- for Layer 1                      Sum: 135 mW**

**outside active area**



sketch of a 1<sup>st</sup> layer module

**For 5 Layer DEPFET Vertex Detector:**  
**Total ~ 3.6 W → no active cooling**



Measurements at DESY test beam in Aug. 2005  
with 6 GeV e- beam

## Bonn ATLAS telescope system:

- double sided strip detectors
- pitch 50  $\mu\text{m}$  (no intermediate strips)
- readout rate 4.5 kHz (telescope only)






## Aligning the telescope modules in the beam:

- » Select events with tracks through all modules
- » Make a linear fit through the track points of the telescope planes
- » Aligning (incl. rotation) is done iteratively by minimizing the residuals between predicted and real hit position.


## Multiple scattering makes *precise* track fitting difficult




$$\sigma_{\theta} \sim 1 / \beta \cdot p$$

minimize scattering → select straight tracks by applying a  $\chi^2$  cut on the track fit


Measured residuals of the telescope planes:  $\sigma \approx 11 \mu\text{m}$  (DUT and resp. plane not included in fit)



- a) Apply Seed Cut
- b) Sort by Pulse Height
- c) Check for double counting



- d) Apply neighbor cut, if pixel is inside ROI around seed



Position reconstruction  
→ center of gravity method

$$\sigma_{COG} = \frac{\sum_i x_i \cdot PH_i}{\sum_i PH_i} \quad 4$$

Compare with track fit results

Selecting stiff tracks  
→  $\chi^2$  - cut

5

## Corrections on raw data:




- Pedestal subtraction
- Common Mode subtraction

Noise: 225 e<sup>-</sup>

Signal<sub>MPV</sub> = 32500 e<sup>-</sup>

- Purity ≈ 0.97
- Efficiency ≈ 0.99



(6 σ Seed cut)



Typical cluster sizes:  
4-6 pixels

**S/N = 144 for 450 μm → S/N ~ 15 for 50 μm**

Center of Gravity method  
stiff tracks ( $\chi^2$  - cut)



**Preliminary**

For 6 GeV e- spatial residuals are **dominated by multiple scattering**

Pixel Size **36 x 28.5  $\mu\text{m}$**

→ Spatial residuals

→ Binary position reconstruction ( $\frac{\text{pitch}}{\sqrt{12}}$ )

→ Center of Gravity (S/N ~ 144!) expected

$$\sigma_{\text{res}} \sim 10 \mu\text{m}$$

$$\sigma_{\text{sp}} \sim 10.4 \times 8.3 \mu\text{m}$$

$$\sigma_{\text{sp}} \sim 2 - 4 \mu\text{m}$$

**For spatial resolution studies a high energy beam is needed.**

A ILC prototype system has been build with

- two fast steering chips
- a 64 x 128 DEPFET pixel matrix
- Current based readout chip with on-chip CDS and zero-suppression

Test beam with 6 GeV e- @ DESY

- Successful operation of the system
- Signal over Noise better than 140 (450  $\mu\text{m}$ )  $\rightarrow$  S/N  $\sim$  15 for 50  $\mu\text{m}$  thick sensors
- efficiency of 99%, spatial residuals dominated by multiple scattering

ILC milestones

- Excellent radiation tolerance of DEPFET pixels up to 1 Mrad ( $\text{SiO}_2$ ) ( $^{60}\text{Co}$ , 17 keV X-rays)
- Radiation length of 0.11%  $X_0$  can be achieved
- Low power consumption:  $> 5$  W for the entire vertex detector
- Read out chips close to ILC specifications


**Next Steps:**




- High energy test beam
- Close to full scale prototype module (512 x 512 pixels)

# ILC DEPFET Module (Layer 1)


- Modules have active area  $\sim 13 \times 100 \text{ mm}^2$
- They are read out on **both sides**.



**Total radiation length:  $0.11 \% X_0$**



first 'dummy' samples:  
50µm silicon with 350µm frame



thinned diode structures:  
leakage current: <1nA /cm<sup>2</sup>

**Thinning technology for active area established**

# Backup I:

---







# Backup II:

---



- Threshold shift of the (external) MOSFET (oxide thickness ~200nm)
- Irradiations with  $^{60}\text{Co}$  and X-rays (~17keV) up to ~1Mrad ( $\text{SiO}_2$ )
- Poster by L. Andricek



**excellent tolerance against ionizing radiation**