

25th January - 2nd February 2016

Weizmann Institute of Science, Rehovot, Israel

Intelligent triggering: pattern recognition with Associative Memories and other tools (FPGAs) the Fast TracKer example in ATLAS

FP7-PEOPLE-201 Grant No: 324318

Kostas Kordas Aristotle University of Thessaloniki







ISOTDAQ2016, Rehovot, Isreal, January 29, 2016


Overview


- The need for tracking info at the Trigger of High Energy Physics experiments and how to do it fast
- A specific example: the FTK (Fast TracKer) in ATLAS; tracking in two stages:
 - Pattern matching with Associative Memories
 - Refined **track fitting** with FPGAs
- Basically you'll see that:


* if you want to avoid or cannot afford calculating something time consuming:


 split the problem and use pre-calculated patterns and quantities.

Experiments at the LHC - pp collisions









Looking at many & complex events every 25ns two proton bunches cross each other → a superposition of >25 pp collisions



Atlas event with a Z boson decaying to two muons and 24 additional interaction vertices.

The Trigger and Data Acquisition system,


* watches 40M such "events" (bunch crossings) / sec \rightarrow O(1) billion pp interactions per second

* select online "the most interesting" O(1k) events/sec (1 : 1 Million pp interactions deemed interesting enough to keep)

* and log them for offline use with a resolution of a ~100 Mpixel camera (100M channels: total ~1.5 MB/event)

Trigger at 2 stages: Level1 (L1: fast, no detailed info) & High Level Trigger (HLT: slower, using detailed info)

• Trigger & DAQ : Select events and get the data from the detector to the computing center for the first processing.



The more you know about the events, the easiest you select the "signal" and reject the "background"

When there is limited time budget (L1 trigger): decide based only on the muon and calorimeter systems


But may need information from the inner tracker as early as possible to make an "educated" decision and keep as much signal as possible

e.g., 2 "jets" of tracks, which are usually boring, they <u>co</u>uld actually be $H \rightarrow bb$ or $H \rightarrow \tau^+ \tau^-$

Each charged particle leaves a trace ("a track") in the detector as it moves outwards



Atlas event with a Z boson decaying to two muons and 24 additional interaction vertices.




- Connecting the "hit" readout cells from one detection layer to the other
- traces the charged particle's path as it moves radially outward and its' position is measured in each detector layer

You have also noise and irrelevant hits on the same "event"/"picture"




Atlas event with a Z boson decaying to two muons and 24 additional interaction vertices.




2 "real tracks" + extra hits

Tracking is a combinatorics problem: which combinations of hits fit track hypothesis?



Atlas event with a Z boson decaying to two muons and 24 additional interaction vertices.



But when you look at this event/picture, **you just see hits!**

You have to find the tracks...

 \rightarrow Lots of hit combinations to try

→ a huge combinatorics problem
→ becoming worse and worse as luminosity increases

FTK (Fast TracKer): dedicated hardware helping the HLT, by doing the tracking before the HLT

Permanent storage

Fast TracKer (FTK)

For each event accepted by L1 (100kHz), find all its tracks in <100 μ sec \rightarrow x1000 faster than the HLT farm of PCs

FTK


High Level Triggers: PC farms ~0.2s, ~1 kHz

L1: hardware {2.5μs, 100 kHz}

FTK: Tracking particles in the Silicon Detectors

ATLAS' Fast TracKer (FTK) processes all Level-1 accepted events (100kHz) Output: all tracks w/ pT>1 GeV available to HLT. Typical FTK latency \sim 100µs, compared to O(50ms) HLT


Advantages: high-bandwidth connection with detector &




ISOTDAQ2016, Weizmann, 29/1/'16 K. Kordas - Pattern Recognition w/ Associative Memories & FPGAs- FTK 14


SCT: 6 millions

From hits to tracks ready for the HLT in $< 100 \ \mu s$




1. Input & Data "Formatting": cluster adjacent hits, find the position of each cluster, forward them to the Processing Unit responsible for this geometrical η-φ region (64 η-φ towers)





2. Processing Unit: tracking in 2 steps (see analogy to the Trigger doing L1 & HLT)


 Find low resolution track candidates called "roads".
 Solve most of the combinatorial problem.



Pattern recognition w/ Associative Memory Originally:

M. Dell'Orso, L. Ristori, NIM A 278, 436 (1989)

Then track fitting inside the roads.
 Thanks to 1st step, this is much easier.




http://www.pi.infn.it/~orso/ftk/IEEECNF2007_2115.pdf

Excellent results with linear approximation!


2a. The coarse pattern matching first

Using 8 out of the 12 silicon layers


The detector's finite resolution makes it "binned"→ finite number of "hit patterns"




Training: simulated tracks to find possible patterns




Coarse track finding = pattern matching: does your event contain any of these patterns?



Compare ALL the hits in each event with ALL the stored patterns.




How to match data to patterns?



Number of patterns in your bank gets big easily

 N_n = number of straight lines crossing the detector layers



For a detector with 8 layers, with 1M channels/layer, $N_{p} = 7 \ 10^{12}$!!!

Re-bining with 2-channels per bin: n \rightarrow n/2 means Np \rightarrow $\frac{1}{4}$ Np)

I and search time are critical

- Need a lot of memory for the patterns:
 - OK, can use larger ("coarser") bins for 1st pattern matching (will come back to this later).
- But still, you have to match hits with patterns fast:
 - Linear search, of the pattern-table ("brute force") is the slowest.
 - If list of patterns is ordered, can do "binary" search:
 - Pick the middle element in the list,
 - Compare the data to the pattern to find the good half of the list,
 - pick the middle of the new (halved) list, and so on.

Example: The list to be searched: L = 1 3 4 6 8 9 11. The value to be found: X = 4.

Compare X to 6. X is smaller. Repeat with L = 1 3 4. Compare X to 3. X is bigger. Repeat with L = 4. Compare X to 4. They are equal. We're done, we found X.

Speed is extremely important at triggering. Find tracks at ultimate speed → use "Associative Memories"

Ultimate speed for pattern matching: do it during the I/O, as the data go through the system \rightarrow no "processing time"

Associtive Memory in a VLSI

Nuclear Instruments and Methods in Physics Research A278 (1989) 436–440 North-Holland, Amsterdam

October 24, 1988

VLSI STRUCTURES FOR TRACK FINDING

M. Dell'Orso, L. Ristori, NIM A 278, 436 (1989)

Dipartimento di Fisica, Università di Pisa, Piazza Torrizelli 2, 56100 Pisa, Italy

Luciano RISTORI

Mauro DELL'ORSO

INFN Sezione di Pisa, Via Vecchia Livornese 582a, 56010 S. Piero a Grado (PI), Italy

Received 24 October 1988

We discuss the architecture of a device based on the concept of associative memory designed to solve the track finding problem, typical of high energy physics experiments, in a time span of a few microseconds even for very high multiplicity events. This "machine" is implemented as a large array of custom VLSI chips. All the chips are equal and each of them stores a number of "patterns". All the patterns in all the chips are compared in parallel to the data coming from the detector while the detector is being read out.

1. Introduction

The quality of results from present and future high energy physics experiments depends to some extent on the implementation of fast and efficient track finding algorithms. The detection of *heavy flavor* production, for example, depends on the reconstruction of secondary vertices generated by the decay of long lived particles, which in turn requires the reconstruction of the majority of the tracks in every event.

Particularly appealing is the possibility of having detailed tracking information available at trigger level even for high multiplicity events. This information could be used to select events based on impact parameter or secondary vertices. If we could do this in a sufficiently short time we would significantly enrich the sample of events containing heavy flavors.

Typical events feature up to several tens of tracks each of them traversing a few position sensitive detector layers. Each layer detects many hits and we must correctly correlate hits belonging to the same track on different layers before we can compute the parameters

2. The detector

In this discussion we will assume that our detector consists of a number of layers, each layer being segmented into a number of biss. When charged particles cross the detector they hit one bin per layer. No particular assumption is made on the shape of trajectories: they could be straight or curved. Also the detector layers need not be parallel nor flat. This abstraction is meant to represent a whole class of real detectors (drift chambers, silicon microstrip detectors etc.). In the real world the coordinate of each hit will actually be the result of some computation performed on "raw" data: it could be the center of gravity of a cluster or a charge division interpolation or a drift-time to space conversion depending on the particular class of detector we are considering. We assume that all these operations are performed upstream and that the resulting coordinates are "binned" in some way before being transmitted to our device.




Fig. 5, 16 AM chips tied by the "glue"

We discuss the architecture of a device based on the concept of *associative memory* designed to solve the track finding problem, typical of high energy physics experiments, in a time span of a few microseconds even for very high multiplicity events. This "machine" is implemented as a large array of custom VLSI chips. All the chips are equal and each of them stores a number of "patterns". All the patterns in all the chips are compared in parallel to the data coming from the detector while the detector is being read out.

436

Associative Memory (AM) = a kind of Content Addressable Memory (CAM)

- CAM = a memory that is accessed by its contents, not its location.
- E.g., while in a RAM we ask:

- what do you have in location **xyz**?

- In a Content Addressable Memory (CAM) we ask:
 - Are there any locations holding the value **abc**?

Binary CAMs

Binary CAM (simplest):

uses search words consisting entirely of "1" and "0"


Example:


stored word of


-----> "**10110**" ("one<u>pattern</u>")


It will be matched by the search word: "10110" ("the <u>data</u>")


Associative Memory: CAM cells contain pattern bank. <u>CAM cells</u> of same Layer are on a common bus















Data arriving at different times is compared in parallel with all patterns.

Unique to AM chip: look for correlation of data received at different times.

AM evolution: mainly ASICs




- (90's) Full custom VLSI chip 0.7µm (INFN-Pisa)
- 128 patterns, 6x12bit words each, 30MHz
- F. Morsani et al., IEEE Trans. on Nucl. Sci., vol. 39 (1992)




Alternative FPGA implementation of SVT AM chip

- P. Giannetti et al., Nucl. Intsr. and Meth., vol. A413/2-3, (1998)
- G Magazzù, 1st std cell project presented @ LHCC (1999)



Standard Cell 0.18 μ m \rightarrow 5000 pattern/AM chip SVT upgrade total: 6M pattern, 40MHz A. Annovi et al., IEEE TNS, Vol 53, Issue 4, Part 2, 2006



AMchip04 –65nm technology, std cell & full custom, 100MHz Power/pattern/MHz ~30 times less. Pattern density x12. First variable resolution implementation!

F. Alberti et al 2013 JINST 8 C01040, doi:10.1088/1748-0221/8/01/C01040

AM chip for FTK: AMchip06




- 90's Full custom VLSI chip 0.7mm (INFN-Pisa) 128 patterns, 6x12bit words each (F. Morsani et al., The AMchip: a Full-custom MOS VLSI Associative memory for Pattern Recognition, IEEE Trans. on Nucl. Sci.,vol. 39, pp. 795-797, (1992).)
- ^{*} 1998 FPGA for the same AMchip (P. Giannetti et al. A Programmable Associative Memory for Track Finding, Nucl. Intsr. and Meth., vol. A413/2-3, pp.367-373, (1998)).
- 1999 G. Magazzù, first standard cell project presented at LHCC
- 2006 Standard Cell UMC 0.18 μm 5000 pattern/AMchip for CDF SVT upgrade total: 6M patterns (L. Sartori, A. Annovi et al., A VLSI Processor for Fast Track Finding Based on Content Addressable Memories, IEEE TNS, Vol 53, Issue 4, Part 2, Aug. 2006)
- 2012 AMchip04 8k patterns in 14mm2, TSMC 65nm LP technology Power/pattern/MHz 40 times less. Pattern density x12. First variable resolution implementation. (F. Alberti et al 2013 JINST 8 C01040, doi:10.1088/1748-0221/8/01/C01040)
- 2013-2014 AMchip MiniAsic and AMchip05

a further step towards final AMchip version. Serialized input and output buses at 2 Gbs, further power reduction approach. BGA 23 x 23 package.

2014-2015 AMchip06: final FTK version of the AMchip for the ATLAS experiment .


AMchip05: switched to serialized IO (11*2Gbs) AMchip06: the FTK AM chip with 128k patterns/chip

Pattern matching not restricted to trackers. Applies everywhere there is correlated behaviour. e.g:



These is a pattern for the correlated values in X1 and X2: a trace

For exaple, task = Associate the measured X1 and X2: e.g., X1 = 5 with X2 = 8




2b.

Now that we have a system that does pattern matching as the data are coming in,


storage problem: how do we deal with the number of patterns which can be big in the high-granularity detectors?

N_{patterns} depends on the "bin size", i.e, the granularity with which we want to look at the detector



High efficiency with large bins (small number of patterns) → but, lots of fake tracks found → lots of work for detailed track fitting!

We want "few patterns"-"few fakes" scenario



Use the feature of "ternary CAMs"

Ternary CAM: added flexibility to the search

 allows a third matching state of "X" or "Don't Care" for one or more bits in the stored pattern word: one pattern matches various data words

• **Example:** a ternary CAM might have a

stored word of

"**10XX0**" ("one<u>pattern</u>")

This will match any of 4 search words: "10000" ("the <u>data</u>")

---->

"10010" ("the <u>data</u>")

"10100" ("the <u>data</u>")

"10110" ("the <u>data</u>")

The added flexibility comes at additional cost:

 the internal memory cell must now encode three possible states instead of the two of binary CAM. This additional state is typically implemented by adding a mask bit ("care" or "don't care" bit) to every memory cell.

Variable resolution (bin sizes) with "Don't Care" (DC) bits

Alberto Annovi

 * ANIMMA - A new "Variable Resolution Associative Memory" for High Energy Physics ATL-UPGRADE-PROC-2011-004, doi:10.1109/ANIMMA.2011.6172856
 * "Variable resolution Associative Memory for the Fast Tracker ATLAS upgrade", ICATTP 2013


- For each layer: a "bin" is identified by a number with DC bits (X)
- Least significant bits of "bin" number can use 3 states (0, 1, X)
- The "bin" number is stored in the Associative Memory
- The DC bits can be used to OR neighborhood high-resolution bins, which differ by few bits, without increasing the number of patterns

Pixels:

0	1	2	3	4	5	6	7	Using binary format "01010" selects bin 10
8	9	10	11	12	13	14	15	"0001x" selects bins 2 or 3
16	17	18	19	20	21	22	23	"1x000" selects bins 16 or 24 "0x11x" selects bins 6,7,14, or 1
24	25	26	27	28	29	30	31	"111xx" selects bins 0,7,14, of 13

Refinements: majority & variable widths

- Majority Logic: Only require N out of M layers have a match
 - Gains efficiency
- Variable Resolution Patterns (Don't Care Bits)
 With 2 DC bits: Apart from reduction in fakes (factor 7), we save also a factor 5 in the size of the pattern bank!



Technique can be exploited by any coincidence based trigger!


Alberto Annovi

 * ANIMMA - A new "Variable Resolution Associative Memory" for High Energy Physics ATL-UPGRADE-PROC-2011-004, doi:10.1109/ANIMMA.2011.6172856
 * "Variable resolution Associative Memory for the Fast Tracker ATLAS upgrade", ICATTP 2013

Now that we have found some matching patterns


each matching pattern defines a "road" for the refined tracking go and fetch all the (few now) hits it contains, and we should fit them to a helical track to measure the track parameters precisely

Track fitting in FPGAs: 1st stage, 8 layers




BUT: Linear approximation: get a set of linear equations "each parameter depends linearly on the hits" → fast multiplications with <u>pre-computed constants</u> ~**1 Gfits/s per FPGA**

Track fitting in FPGAs: 2nd stage, 12 layers




- 8 layers track fit
 - full resolution hits
 - reject most fakes
- Extrapolate track to other layers
 - Look for hits in a narrow region
- Full 12 layer fit



Done on FPGAs, on a "2nd stage" board

Approximations and Tables with constants are very common calculation tools. Don't be afraid of them!

- E.g., in a computer if normal math calls are time-expensive:
- sin(x) = Taylor expansion gives a polynomial to calculate
- Or, use Look-Up Tables (LUTs = precalculated values stored in tables) and interpolate between the neighbouring sin(x) to get the value you ask for



Working configuration

-	ph resolution pa Pixels: 15 chann Strips: 16 strips	channe increa	channels together and increase the pattern resolution											
-	 Hardware constraints (for each of 64 η-φ towers) # AM patterns < 16.8 * 10⁶ # roads/event < 16 * 10³ # fits/event < 80 * 10³ Work load for track fitter 													
	Coarse resolution roads	Max # DC bits / layer	# AM pattern * 10 ⁶	Efficien cy %	roads / evt * 10 ³	fits / evt * 10 ³								
Barrel	$(30x72)_{pix}x32_{sct}$		16.8	93.3%	3.2	26								
Endcap	(30x72) _{pix} x32 _{sct}	∠ _{pix} X I _{sct}	16.8	91.2%	6.9	55								

Alberto Annovi

* ANIMMA - A new "Variable Resolution Associative Memory" for High Energy Physics ATL-UPGRADE-PROC-2011-004, doi:10.1109/ANIMMA.2011.6172856 * "Variable resolution Associative Memory for the Fast Tracker ATLAS upgrade", ICATTP 2013

DC bits group detector

Some documentation for details

FTK Technical Design Report (TDR): https://cds.cern.ch/record/1552953?In=en https://atlas.web.cern.ch/Atlas/GROUPS/PHYSICS/UPGRADE/CERN-LHCC-2013-007/index.html

FTK Public results: https://twiki.cern.ch/twiki/bin/view/AtlasPublic/FTKPublicResults

The road to FTK: Content Addressable Memory, the Associative Memory & FPGAs

- K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: A tutorial and survey," in IEEE Journal of Solid-State Circuits, vol.41, no.3, pp. 712-727, March 2006
- M. Dell'Orso and L. Ristori, "VLSI Structures Track Finding", Nucl. Instr. and Meth. A, vol. 278, pp. 436-440, 1989.
- W. Ashmanskas et al., "*The CDF online Silicon Vertex Tracker*", Nucl. Instr. and Meth. A, vol. 485, pp. 178-182, 2002.
- A. Annovi, et al., "Associative memory design for the Fast Track processor (FTK) at ATLAS," in IEEE NSS/MIC, 2009, Orlando, pp. 1866 – 1867.
- C.-L. Sotiropoulou, S. Gkaitatzis, A. Annovi, et al. "A Multi-Core FPGA-based 2D-Clustering Implementation for Real-Time Image Processing", in IEEE Trans. on Nuclear Science, vol. 61, no. 6, pp. 3599 - 3606, December 2014.

From the FTK to the future

- FTK uses the AMchip06, an Associative Memory with
 - 128k patterns of 8 words \times 18 bits each word
 - high speed serial links
 - variable resolution (up to 6 ternary bits)
 - low power
 - 8 \times 16 bit comparisons at 100 MHz
- These ideas and technology will not be restricted to FTK in ATLAS
 - Future applications in HEP (tracking in L1 for ATLAS and CMS...)
 - Applications outside HEP (medical imaging, smart cameras, genomics, ...)

The point to take home:

• Split the problem in a fast (coarse) one, and a refined one working with much reduced data.

(you know now that we do this all the time in the trigger)

 Use pre-calculated patterns & values wherever you can: if you get the desired precision, you gain a lot in time

...And time is precious in the online world!

- We saw the example of the Fast TracKer upgrade in ATLAS, using
 - AM-based pattern matching with "AM chip" (ASIC),
 - refined track-fitting and almost everything else needed (from formatting to smart databases, to I/O) in powerful modern FPGAs

And of course....

- What presented here is not the only way to solve the tracking problem fast.
 - Hough transforms in FPGAs,
 - GPUs for the HLT farms etc.
- But nothing can be as fast as doing the tracking while reading your data, as they pass through the system.
 - If you can not afford to be slower, then you'll probably use an Associative Memory.

Tracking at HEP in the future: AMs+FPGAs and GPUs

- V. Halyo, et. al., "GPU Enhancement of the Trigger to Extend Physics Reach at the LHC," Journal of Instrumentation 8 P10005, 2013.
- C. Gentsos, F. Crescioli, P. Giannetti, D. Magalotti, S. Nikolaidis, *"Future evolution of the Fast TracKer (FTK)* processing unit", PoS (TIPP2014) 209
- A. Annovi, et al., *"Associative Memory for L1 Track Triggering in LHC Environment,"* in IEEE Trans. on Nuclear Science, Vol. 60, No. 5, pp. 3627 3632, 2013.

Pattern Recognition: beyond High Energy Physics applications

- P. V. C. Hough, "Method and means for recognizing complex patterns," U.S. Patent 3,069,654, 1962.
- R. O. Duda and P. E. Hart, "Use of the Hough transformation to detect lines and curves in pictures" Communications of the ACM, vol. 15, no. 1, pp. 11–15, 1972.
- J. Illingworth and J. Kittler, *"The Adaptive Hough Transform"*, IEEE Trans. On Pattern Analysis and Machine Inteligence, Vol PAMI-9, No. 5, Sept. 1987, pp. 690-698.
- Xin Zhou, Yasuaki Ito, and Koji Nakano. "An FPGA Implementation of Hough Transform using DSP blocks and block RAMs." Bulletin of Networking, Computing, Systems, and Software, Vol 2, No 1 (2013), pages 18–24.
- M. Del Viva, G. Punzi, and D. Benedetti. "Information and perception of meaningful patterns." PloS one 8.7 (2013): e69154.

An announcement: MOCAST 2016 call for papers deadline Feb. 15, 2016

http://mocast.physics.auth.gr/



Call for Papers

Organizing Committee

12 - 14 May 2016 Thessaloniki Greece



Acknowedgments: Alberto Annovi, Francesco Crescioli, Mauro Dell' Orso, Paola Giannetti, and FTK members


Extras...



FTK - Fast Tracker for Hadron Colliders

An FP7 IAPP project (February 1, 2103 - January 31, 2017)





http://ftk-iapp.physics.auth.gr/

This project aims to develop an extremely fast but compact processor, with supercomputer performances, for pattern recognition, data reduction, and information extraction in high quality image processing.


The proposed hardware prototype features flexibility for potential applications in a wide range of fields, from triggering in high energy physics to simulating human brain functions in experimental psychology or to automating diagnosis by imaging in medical physics. In general, any artificial intelligence process based on massive pattern recognition could largely profit from our device, provided data are suitably prepared and formatted.

The project has received funding from the European Union's Seventh Framework Programme for research, technological development and demonstration under grant agreement n.324318 Participants (2 SMEs and 4 Academic Institutions)




Extras

- D. Emeliyanov, et al., "GPU-based tracking algorithms for the ATLAS high-level trigger" in Journal of Phys. Conf., Ser. 396, 012018, 2012.
- J. Mattmann, et al., "Track finding in ATLAS using GPUs," in Journal of Phys. Conf., Ser. 396, 022035, 2012.
- Y. Ago, Y. Ito, and K. Nakano, "An FPGA implementation for neural networks with the FDFM processor core approach," International Journal of Parallel, Emergent and Distributed Systems, vol. 28, no. 4, pp. 308–320, 2012.




* Red: involvement of the group




FTK Schedule

All boards for the full detector coverage are available at 2018




2009




FTK has enough processing power at L=3x1034cm-2s-1 (operating rate ~60%)

Latency was rise-up by heavy event, but after such an event the latency quickly return to the typical range.

MC sample (Z->mm) @ 100 kHz LVL1 rate. L=3x1034



Averagely latency is \sim 50 µsec and maximum on tail is \sim few handed μ sec. It is enough speed for HLT requirement.




Tracks are offline like performance Difference is :


- Algorism of hit clustering
- Lack of Low Pt patterns
- Broken of linear approximation.
- No TRT, not δray correction, etc

More than 90 % efficiency with respect to offline.

b-jet tag trigger





AM = hits compared to pre-computed patterns



- Dedicated device: maximum parallelism
- Each pattern with private comparator
- Track search during detector readout

Pattern matching: does your event contain any of these patterns?





Compare the hits in each event with ALL the stored patterns.

