



Introduction to Data Acquisition



ISOTDAQ 2016: 7th International School of Trigger and Data Acquisition



Acknowledgment



- Lecture inherited from Wainer Vandelli
 - Material and ideas have been taken from:
 - CERN Summer Student lectures,
 N.Neufeld and C.Gaspar
 - the "Physics data acquisition and analysis" lessons given by
 R.Ferrari at the University of Parma, Italy
- Errors and flaws are mine





Outline



- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Do it yourself





Introduction




- Data AcQuisition is an heterogeneous field
 - An alchemy of physics, electronics, networking, hacking and experience
 - ..., money and manpower matter as well
- Aim of this lesson is to introduce the <u>basic DAQ concepts</u> avoiding as many technological details as possible
 - The following lectures will cover these aspects
- I'll mostly refer to DAQ in High-Energy Physics



Overview



 Overall the main role of T & DAQ is to process the signals generated in a detector and saving the interesting information on a permanent storage





Trigger & DAQ



Francesca's talk

Trigger

- Either selects interesting events or rejects boring ones, in real time
- i.e. with minimal controlled latency





DAQ

- Gathers data produced by detectors: Readout

Possibly feeds several trigger levels: HLT

Forms complete events: Event Building

Stores event data: Data Logging

Provides Run Control, Configuration
 and Monitoring Serguei's talk


Data Flow

Gokhan's talk



Trigger, DAQ and Controls







Outline



- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Do it yourself






Basic DAQ: periodic trigger



- Es: measure temperature at a fixed frequency
 - ADC performs analog to digital conversion, digitization (our front-end electronics)
 - CPU does readout and processing
- System clearly limited by the time τ to process an "event"
 - ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of τ , e.g.:
 - $-\tau = 1 \text{ ms } \rightarrow R = 1/\tau = 1 \text{ kHz}$






Basic DAQ: periodic trigger




• Es: measure temperature at a fixed frequency

 ADC performs analog to digital conversion, digitization (our front-end electronics)

- CPU does readout and processing
- System clearly limited by the time τ to process an "event"
 - ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of τ , e.g.:
 - $-\tau = 1 \text{ ms } \rightarrow R = 1/\tau = 1 \text{ kHz}$









Basic DAQ: periodic trigger



- Es: measure temperature at a fixed frequency
 - ADC performs analog to digital conversion, digitization (our front-end electronics)
 - CPU does readout and processing
- System clearly limited by the time τ to process an "event"
 - ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of τ , e.g.:
 - $-\tau = 1 \text{ ms } \rightarrow R = 1/\tau = 1 \text{ kHz}$











- Events asynchronous and unpredictable
 - E.g.: beta decay studies
- A physics trigger is needed
 - delay compensate for trigger latency
 - Discriminator: generate an output signal only if amplitude of input pulse is grater than a certain threshold











- Events asynchronous and unpredictable
 - E.g.: beta decay studies
- A physics trigger is needed
 - delay compensate for trigger latency
 - Discriminator: generate an output signal only if amplitude of input pulse is grater than a certain threshold











- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - a process rate f = 1 kHz, i.e. $\lambda = 1$ ms
 - and, as before, $\tau = 1$ ms











- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - a process rate f = 1 kHz, i.e. $\lambda = 1$ ms
 - and, as before, $\tau = 1$ ms











- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - a process rate f = 1 kHz, i.e. $\lambda = 1$ ms
 - and, as before, $\tau = 1$ ms











- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND port and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)








- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND port and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - At the beginning the flipflop state is down and so one input of the AND port is always up








- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND port and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - If a trigger arrives, the
 AND port is open
 - ADC is started
 - Flip-flop is flipped








- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND port and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - If a trigger arrives, the AND port is open
 - ADC is started
 - Flip-flop is flipped








- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND port and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - Flip-flop is flipped
 - One input of the AND port is steadily down








- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND port and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - Any new trigger is inhibited by the AND port
 - busy








- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND port and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - At the end of processing flip-flop is flipped again
 - The system is ready to accept a new trigger








- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND port and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - At the end of processing flip-flop is flipped again
 - The system is ready to accept a new trigger







- Which (average) DAQ rate can we achieve now?
 - Reminder: w/ a clock trigger and $\tau = 1$ ms the limit is 1 kHz



Definitions

- f average rate of physics phenomenon (input)
- v average rates of DAQ (output)
- τ: deadtime, the time the system requires to process an event, without being able to handle other triggers
- probabilities P[busy] = $v \tau$; P[free] = 1 $v \tau$
- Therefore:

$$v = f P[free] \Rightarrow v = f(1 - v\tau) \Rightarrow v = \frac{f}{1 + f\tau}$$






- Due to stochastic fluctuations
 - DAQ rate always < physics rate $v = \frac{f}{1+f\tau} < f$
 - Efficiency always < 100% $\epsilon = \frac{N_{saved}}{N_{tot}} = \frac{1}{1+f\tau} < 100\%$


 So, in our specific example

$$\begin{array}{c|c}
f = 1 kHz \\
\tau = 1 ms
\end{array}
\qquad \begin{array}{c|c}
\nu = 500 Hz \\
\epsilon = 50 \%$$










- In order to obtain $\epsilon \sim \! 100\%$ (i.e.: $v \sim \! f$) $\; \to f \tau << 1 \to \tau << \lambda$
 - E.g.: ϵ ~99% for f = 1 kHz \rightarrow τ < 0.01 ms \rightarrow 1/ τ > 100 kHz
 - To cope with the input signal fluctuations,
 we have to over-design our DAQ system by a factor 100!
- How can we mitigate this effect?








- In order to obtain $\epsilon \sim \! 100\%$ (i.e.: $\nu \sim \! f$) $\; \to f\tau << 1 \to \tau << \lambda$
 - E.g.: ϵ ~99% for f = 1 kHz \rightarrow τ < 0.01 ms \rightarrow 1/ τ > 100 kHz
 - To cope with the input signal fluctuations,
 we have to over-design our DAQ system by a factor 100!
- How can we mitigate this effect?









- In order to obtain $\epsilon \sim 100\%$ (i.e.: $\nu \sim \! f$) $\; \to f \tau << 1 \to \tau << \lambda$
 - E.g.: $\epsilon \sim 99\%$ for f = 1 kHz $~\rightarrow~\tau < 0.01$ ms $\rightarrow~1/\tau > 100$ kHz
 - To cope with the input signal fluctuations,
 we have to over-design our DAQ system by a factor 100!
- How can we mitigate this effect?



De-randomization





f = 1 kHz

 $\lambda = 1 \text{ ms}$

 Input fluctuations can be absorbed and smoothed by a queue

 A First In First Out can provide a ~steady and de-randomized output rate





- It introduces additional latency to the data path
- The effect of the queue depends on its depth

disk



De-randomization





f = 1 kHz

 $\lambda = 1 \text{ ms}$

 Input fluctuations can be absorbed and smoothed by a queue

 A First In First Out can provide a ~steady and de-randomized output rate





TRIGGER

- It introduces additional latency to the data path
- The effect of the queue depends on its depth


disk

1 ms



Queuing theory






- Efficiency vs traffic intensity ($\rho = \tau / \lambda$) for different queue depths
 - $-\rho > 1$, the system is overloaded
 - ρ << 1, the output is over-designed
 - ρ ~ 1, using a queue, high efficiency can be obtained even w/ moderate depth
- Analytic calculation possible for very simple systems only
 - Otherwise MonteCarlo simulation is required



De-randomization summary



- Almost 100% efficiency with minimal deadtime achievable if
 - ADC is able to operate at rate >> f
 - Data processing and storing operate at a rate ~ f
- The FIFO decouples the low latency front-end from the data processing
 - Minimize the amount of "unnecessary" fast components
- Could the delay be replaced with a "FIFO"?
 - Analog pipelines → Heavily used in LHC DAQs






De-randomization summary



- Almost 100% efficiency with minimal deadtime achievable if
 - ADC is able to operate at rate >> f
 - Data processing and storing operate at a rate ~ f
- The FIFO decouples the low latency front-end from the data processing
 - Minimize the amount of "unnecessary" fast components
- Could the delay be replaced with a "FIFO"?
 - Analog pipelines, heavily used in LHC DAQs






Collider setup



- Particle collisions are synchronous
 - So, do we still need derandomization buffers?
- Trigger rejects uninteresting events
 - Good events are unpredictable
- Even if collisions are synchronous, the time distribution of triggers is random
 - De-randomization is still needed
- More complex busy logic to protect buffers and detectors
 - Eg: accept n events every m bunch crossings
 - Eg: prevent certain trigger patterns





Outline




- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Do it yourself













































Buffering usually needed at every level







 Reading out data or building events out of many channels requires many components




- In the design of our hierarchical data-collection system, we have better define "building blocks"
 - Readout crates
 - HLT racks
 - event building groups
 - daq slices



Readout Topology



- How to organize the interconnections inside the building blocks and between building blocks?
 - How to connect data sources and data destinations?
 - Two main classes: bus or network




 Warning: bus and network are generic concepts that can be easily confused with their most common implementations



Readout Topology



- How to organize the interconnections inside the building blocks and between building blocks?
 - How to connect data sources and data destinations?
 - Two main classes: bus or network



 Warning: bus and network are generic concepts that can be easily confused with their most common implementations



Buses




- Devices connected via a shared bus
 - Bus → group of electrical lines
- Sharing implies arbitration
 - Devices can be master or slave
 - Devices can be addresses (uniquely identified) on the bus

Markus' talk

Paolo's talk

- E.g.: SCSI, Parallel ATA, VME, PCI ...
 - local, external, crate, long distance, ...







Bus facts



• Simple :-)

- Fixed number of lines (bus-width)
- Devices have to follow well defined interfaces:
 - Mechanical, electrical, communication, ...


• Scalability issues :-(

- Bus bandwidth is shared among all the devices
- Maximum bus width is limited
- Maximum number of devices depends on bus length
- Maximum bus frequency is inversely proportional to the bus length
- On the long term, other "effects" might limit the scalability of your system



Bus facts





 On the long term, other "effects" might limit the scalability of your system



Network





All devices are equal

- Devices <u>communicate directly</u> with each other via messages
- No arbitration, simultaneous communications






Examples:

- Telephone, Ethernet, Infiniband, ...
- In switched networks, switches move messages between sources and destinations
 - Find the right path
 - Handle congestions (two messages with the same destination at the same time)
 - The key is







Network





All devices are equal

- Devices <u>communicate directly</u> with each other via messages
- No arbitration, simultaneous communications






Examples:

- Telephone, Ethernet, Infiniband, ...
- In switched networks, switches move messages between sources and destinations
 - Find the right path
 - Handle congestions (two messages with the same destination at the same time)
 - The key is buffering








Network



- Networks scale well
 - They are the backbones of LHC DAQ systems





Outline



- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Do it yourself







DAQ Mentoring



- Study the trigger properties
 - Periodic or stochastic, continuous or bunched
- Consider the needed efficiency
 - It is good to keep operation margins, but avoid over-sizing
- Identify the fluctuation sources and size adequate buffering mechanisms
 - Watch out: (deterministic) complex systems introduce fluctuations: multi-threaded software, network communications, ...
- An adequate buffer is not a huge buffer
 - Makes your system less stable and responsive, prone to divergences and oscillations. Overall it decreases reliability



DAQ Mentoring



- Keep it simple, keep under control the number of free parameters without losing flexibility
 - Have you ever heard about SUSY phase-space scans? Do you really want something like that for your DAQ system?
- Problems require perseverance
 - Be careful, a rare little glitch in your
 DAQ might be the symptom of a major issue with your data
- In any case, ...



DAQ Mentoring



- Keep it simple, keep under control the number of free parameters without losing flexibility
 - Have you ever heard about SUSY phase-space scans? Do you really want something like that for your DAQ system?
- Problems require perseverance
 - Be careful, a rare little glitch in your
 DAQ might be the symptom of a major issue with your data
- In any case, ...



