

# Introduction to Data Acquisition



**ISOTDAQ 2016:** 7th International School of Trigger and Data Acquisition

- Lecture inherited from **Wainer Vandelli**
  - Material and ideas have been taken from:
    - CERN Summer Student lectures, **N.Neufeld** and **C.Gaspar**
    - the “Physics data acquisition and analysis” lessons given by **R.Ferrari** at the University of Parma, Italy
- Errors and flaws are mine




- Introduction
  - What is DAQ?
  - Overall framework
- Basic DAQ concepts
  - Digitization, Latency
  - Deadtime, De-randomization
- Scaling up
  - Readout and Event Building
  - Buses vs Network
- Do it yourself



- Data Acquisition is a heterogeneous field
  - An alchemy of physics, electronics, networking, hacking and experience
  - ..., money and manpower matter as well
- Aim of this lesson is to introduce the **basic DAQ concepts** avoiding as many technological details as possible
  - The following lectures will cover these aspects
- I'll mostly refer to DAQ in High-Energy Physics



- Overall the main role of T & DAQ is to process the signals generated in a detector and saving the interesting information on a permanent storage





- Trigger Francesca's talk


- Either selects interesting events or rejects boring ones, in real time
- i.e. with minimal *controlled* **latency**
  - time it takes to form and distribute its decision



- DAQ

- Gathers data produced by detectors: **Readout**
- Possibly feeds several trigger levels: **HLT**
- Forms complete events: **Event Building**
- Stores event data: **Data Logging**
- Provides **Run Control, Configuration** and **Monitoring**

Gokhan's talk**Data Flow**Serguei's talkLab 12




- Introduction
  - What is DAQ?
  - Overall framework
- **Basic DAQ concepts**
  - Digitization, Latency
  - Deadtime, De-randomization
- Scaling up
  - Readout and Event Building
  - Buses vs Network
- Do it yourself









- Es: measure temperature at a fixed frequency
  - ADC performs analog to digital conversion, **digitization** (our front-end electronics)
  - CPU does readout and processing
- System clearly limited by the time  $\tau$  to process an “event”
  - ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of  $\tau$ , e.g.:
  - $\tau = 1 \text{ ms} \rightarrow R = 1/\tau = 1 \text{ kHz}$




- Es: measure temperature at a fixed frequency
  - ADC performs analog to digital conversion, **digitization** (our front-end electronics)
  - CPU does readout and processing
- System clearly limited by the time  $\tau$  to process an “event”
  - ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of  $\tau$ , e.g.:
  - $\tau = 1 \text{ ms} \rightarrow R = 1/\tau = 1 \text{ kHz}$



## Physical View





- Es: measure temperature at a fixed frequency
  - ADC performs analog to digital conversion, **digitization** (our front-end electronics)
  - CPU does readout and processing
- System clearly limited by the time  $\tau$  to process an “event”
  - ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of  $\tau$ , e.g.:
  - $\tau = 1 \text{ ms} \rightarrow R = 1/\tau = 1 \text{ kHz}$



## Physical View





- Events asynchronous and unpredictable
  - E.g.: beta decay studies
- A **physics** trigger is needed
  - delay compensate for **trigger latency**
  - **Discriminator**: generate an output signal only if amplitude of input pulse is greater than a certain threshold





- Events asynchronous and unpredictable
  - E.g.: beta decay studies
- A **physics** trigger is needed
  - delay compensate for **trigger latency**
  - **Discriminator**: generate an output signal only if amplitude of input pulse is greater than a certain threshold

Lab 2





- Stochastic process
  - Fluctuations in time between events
- Let's assume for example
  - a process rate  $f = 1$  kHz, i.e.  $\lambda = 1$  ms
  - and, as before,  $\tau = 1$  ms








- Stochastic process
  - Fluctuations in time between events
- Let's assume for example
  - a process rate  $f = 1 \text{ kHz}$ , i.e.  $\lambda = 1 \text{ ms}$
  - and, as before,  $\tau = 1 \text{ ms}$




- Stochastic process
  - Fluctuations in time between events
- Let's assume for example
  - a process rate  $f = 1 \text{ kHz}$ , i.e.  $\lambda = 1 \text{ ms}$
  - and, as before,  $\tau = 1 \text{ ms}$




- **Busy logic** avoids triggers while the system is busy in processing
  - E.g.: AND port and a latch
- Latch (**flip-flop**):
  - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)




- **Busy logic** avoids triggers while the system is busy in processing
  - E.g.: AND port and a latch
- Latch (**flip-flop**):
  - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
  - At the beginning the flip-flop state is down and so one input of the AND port is always up



- **Busy logic** avoids triggers while the system is busy in processing
  - E.g.: AND port and a latch
- Latch (**flip-flop**):
  - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
  - If a trigger arrives, the AND port is open
    - ADC is started
    - Flip-flop is flipped




- **Busy logic** avoids triggers while the system is busy in processing
  - E.g.: AND port and a latch
- Latch (**flip-flop**):
  - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
  - If a trigger arrives, the AND port is open
    - ADC is started
    - Flip-flop is flipped







- **Busy logic** avoids triggers while the system is busy in processing
  - E.g.: AND port and a latch
- Latch (**flip-flop**):
  - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
  - Flip-flop is flipped
    - One input of the AND port is steadily down




- **Busy logic** avoids triggers while the system is busy in processing
  - E.g.: AND port and a latch
- Latch (**flip-flop**):
  - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
  - Any new trigger is inhibited by the AND port
    - busy



- **Busy logic** avoids triggers while the system is busy in processing
  - E.g.: AND port and a latch
- Latch (**flip-flop**):
  - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
  - At the end of processing flip-flop is flipped again
    - The system is ready to accept a new trigger



- **Busy logic** avoids triggers while the system is busy in processing
  - E.g.: AND port and a latch
- Latch (**flip-flop**):
  - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
  - At the end of processing flip-flop is flipped again
    - The system is ready to accept a new trigger




- Which (average) DAQ rate can we achieve now?
  - Reminder: w/ a clock trigger and  $\tau = 1 \text{ ms}$  the limit is 1 kHz

- Definitions

- $f$  average rate of physics phenomenon (input)
- $\nu$  average rates of DAQ (output)
- $\tau$ : **deadtime**, the time the system requires to process an event, without being able to handle other triggers
- probabilities  $P[\text{busy}] = \nu \tau$ ;  $P[\text{free}] = 1 - \nu \tau$

- Therefore:

$$\nu = f P[\text{free}] \Rightarrow \nu = f (1 - \nu \tau) \Rightarrow \nu = \frac{f}{1 + f \tau}$$




- Due to stochastic fluctuations

- DAQ rate always < physics rate  $\nu = \frac{f}{1+f\tau} < f$



- Efficiency always < 100%  $\epsilon = \frac{N_{\text{saved}}}{N_{\text{tot}}} = \frac{1}{1+f\tau} < 100\%$

- So, in our specific example



$$\left| \begin{array}{l} f = 1 \text{ kHz} \\ \tau = 1 \text{ ms} \end{array} \right. \rightarrow \left| \begin{array}{l} \nu = 500 \text{ Hz} \\ \epsilon = 50\% \end{array} \right.$$








- In order to obtain  $\epsilon \sim 100\%$  ( i.e.:  $v \sim f$  )  $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$ 
  - E.g.:  $\epsilon \sim 99\%$  for  $f = 1 \text{ kHz}$   $\rightarrow \tau < 0.01 \text{ ms} \rightarrow 1/\tau > 100 \text{ kHz}$
  - To cope with the input signal fluctuations,  
we have to **over-design** our DAQ system by a factor 100!
- How can we mitigate this effect?





- In order to obtain  $\epsilon \sim 100\%$  ( i.e.:  $v \sim f$  )  $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$ 
  - E.g.:  $\epsilon \sim 99\%$  for  $f = 1 \text{ kHz}$   $\rightarrow \tau < 0.01 \text{ ms} \rightarrow 1/\tau > 100 \text{ kHz}$
  - To cope with the input signal fluctuations,  
we have to **over-design** our DAQ system by a factor 100!
- How can we mitigate this effect?



- In order to obtain  $\epsilon \sim 100\%$  ( i.e.:  $v \sim f$  )  $\rightarrow f\tau \ll 1 \rightarrow \tau \ll \lambda$ 
  - E.g.:  $\epsilon \sim 99\%$  for  $f = 1 \text{ kHz}$   $\rightarrow \tau < 0.01 \text{ ms} \rightarrow 1/\tau > 100 \text{ kHz}$
  - To cope with the input signal fluctuations, we have to **over-design** our DAQ system **by a factor 100!**
- How can we mitigate this effect?





- Input fluctuations can be absorbed and smoothed by a queue
  - A First In First Out can provide a  $\sim$ steady and **de-randomized** output rate





- It introduces additional latency to the data path
- The effect of the queue depends on its depth

- Input fluctuations can be absorbed and smoothed by a queue
  - A First In First Out can provide a  $\sim$ steady and **de-randomized** output rate




- It introduces additional latency to the data path
- The effect of the queue depends on its depth




- Efficiency vs traffic intensity ( $\rho = \tau / \lambda$ ) for different queue depths
  - $\rho > 1$ , the system is overloaded
  - $\rho \ll 1$ , the output is over-designed
  - $\rho \sim 1$ , using a queue, high efficiency can be obtained even w/ moderate depth
- Analytic calculation possible for very simple systems only
  - Otherwise MonteCarlo simulation is required




- Almost 100% efficiency with minimal deadtime achievable if
  - ADC is able to operate at rate  $\gg f$
  - Data processing and storing operate at a rate  $\sim f$
- The FIFO decouples the low latency front-end from the data processing
  - Minimize the amount of “unnecessary” fast components
- Could the delay be replaced with a “FIFO”?
  - Analog pipelines  $\rightarrow$  Heavily used in LHC DAQs



- Almost 100% efficiency with minimal deadtime achievable if
  - ADC is able to operate at rate  $\gg f$
  - Data processing and storing operate at a rate  $\sim f$
- The FIFO decouples the low latency front-end from the data processing
  - Minimize the amount of “unnecessary” fast components
- Could the delay be replaced with a “FIFO”?
  - Analog pipelines, heavily used in LHC DAQs




- Particle collisions are synchronous
  - So, do we still need de-randomization buffers?
- Trigger rejects uninteresting events
  - Good events are unpredictable
- Even if collisions are synchronous, the time distribution of triggers is random
  - De-randomization is still needed
- More complex busy logic to protect buffers and detectors
  - Eg: accept  $n$  events every  $m$  bunch crossings
  - Eg: prevent certain trigger patterns




- Introduction
  - What is DAQ?
  - Overall framework
- Basic DAQ concepts
  - Digitization, Latency
  - Deadtime, De-randomization
- **Scaling up**
  - Readout and Event Building
  - Buses vs Network
- Do it yourself




- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




- Adding more channels requires a hierarchical structure committed to the data handling and conveyance



- Adding more channels requires a hierarchical structure committed to the data handling and conveyance




- Adding more channels requires a hierarchical structure committed to the data handling and conveyance







- Adding more channels requires a hierarchical structure committed to the data handling and conveyance



- Buffering usually needed at every level




- Reading out data or building events out of many channels requires many components




- In the design of our hierarchical data-collection system, we have better define “**building blocks**”
  - Readout crates
  - HLT racks
  - event building groups
  - daq slices

- How to organize the interconnections inside the building blocks and between building blocks?
  - How to connect data sources and data destinations?
  - Two main classes: **bus** or **network**



- Warning: bus and network are generic concepts that can be easily confused with their most common implementations

- How to organize the interconnections inside the building blocks and between building blocks?
  - How to connect data sources and data destinations?
  - Two main classes: **bus** or **network**






- Warning: bus and network are generic concepts that can be easily confused with their most common implementations

- Devices connected via a **shared bus**
  - Bus → group of electrical lines
- Sharing implies **arbitration**
  - Devices can be **master** or **slave**
  - Devices can be addresses (uniquely identified) on the bus
- E.g.: SCSI, Parallel ATA, VME, PCI ...
  - local, external, crate, long distance, ...


Markus' talk

Paolo's talk



- Simple :-)


- Fixed number of lines (bus-width)
- Devices have to follow well defined interfaces
  - Mechanical, electrical, communication, ...



- **Scalability** issues :-)

- Bus bandwidth is shared among all the devices
- Maximum bus width is limited
- Maximum number of devices depends on bus length
- Maximum bus frequency is inversely proportional to the bus length
- On the long term, other “effects” might limit the scalability of your system











- On the long term, other “effects” might limit the scalability of your system




- All devices are **equal**
  - Devices communicate directly with each other via messages
  - No arbitration, simultaneous communications
- Examples:
  - Telephone, Ethernet, Infiniband, ...
- In switched networks, **switches** move messages between sources and destinations
  - Find the right path
  - Handle **congestions** (two messages with the same destination at the same time)
    - The key is ....



- All devices are **equal**
  - Devices communicate directly with each other via messages
  - No arbitration, simultaneous communications
- Examples:
  - Telephone, Ethernet, Infiniband, ...
- In switched networks, **switches** move messages between sources and destinations
  - Find the right path
  - Handle **congestions** (two messages with the same destination at the same time)
    - The key is .... buffering




- Networks scale well
  - They are the backbones of LHC DAQ systems



- Introduction
  - What is DAQ?
  - Overall framework
- Basic DAQ concepts
  - Digitization, Latency
  - Deadtime, De-randomization
- Scaling up
  - Readout and Event Building
  - Buses vs Network
- Do it yourself



- Study the trigger properties
  - Periodic or stochastic, continuous or bunched
- Consider the needed efficiency
  - It is good to keep operation margins, but avoid over-sizing
- Identify the fluctuation sources and size adequate buffering mechanisms
  - Watch out: (deterministic) complex systems introduce fluctuations: multi-threaded software, network communications, ...
- An adequate buffer is not a huge buffer
  - Makes your system less stable and responsive, prone to divergences and oscillations. Overall it decreases reliability





- Keep it simple, keep under control the number of free parameters without losing flexibility
  - Have you ever heard about SUSY phase-space scans? Do you really want something like that for your DAQ system?
- Problems require perseverance
  - Be careful, a rare little glitch in your DAQ might be the symptom of a major issue with your data
- In any case, ...

- Keep it simple, keep under control the number of free parameters without losing flexibility
  - Have you ever heard about SUSY phase-space scans? Do you really want something like that for your DAQ system?
- Problems require perseverance
  - Be careful, a rare little glitch in your DAQ might be the symptom of a major issue with your data
- In any case, ...

**DON'T PANIC**

