





## **Paul Scherrer Institute, Switzerland IEEE NPSS distinguished lecturer**

**Stefan Ritt**

# **Waveform Digitizing and Signal Processing**




1000 tracks per 25 ns  
A4 paper @ 5 g  
Truck load @ 40 t



How much paper  
per second?





200'000 t  
5000 Trucks !!!





- ADC & TDC technologies
- Signal shaping
- Ultra-fast digitizing ( $> 1$  GSPS)
- Digital pulse processing
- Applications



Scintillators  
(Plastic, Crystals,  
Noble Liquids, ...)




Wire chambers  
Straw tubes




Silicon  
Germanium



## Positron Emission Tomography





## Time-of-Flight PET




$$d \sim c/2 * \Delta t$$




e.g.  
 $d=1 \text{ cm} \rightarrow \Delta t = 67 \text{ ps}$









- Flash ADC very fast for small number of bits
- Requires  $2^n$  comparators





- Combine 4-Bit flash ADC with successive approximation logic
- Only requires 4-Bit flash ADC
- Can convert one sample in each clock cycle
- Has a latency depending on the number of pipeline stages
- Most common technology for fast ADCs ( $> 10$  MHz)





## 12-Bit, 20/40/65 MSPS 3 V A/D Converter


## AD9235

## FEATURES

Single 3 V Supply Operation (2.7 V to 3.6 V)  
SNR = 70 dBc to Nyquist at 65 MSPS  
SFDR = 85 dBc to Nyquist at 65 MSPS  
Low Power: 300 mW at 65 MSPS  
Differential Input with 500 MHz Bandwidth  
On-Chip Reference and SHA  
DNL =  $\pm 0.4$  LSB  
Flexible Analog Input: 1 V p-p to 2 V p-p Range  
Offset Binary or Twos Complement Data Format  
Clock Duty Cycle Stabilizer

## APPLICATIONS

**Applications**  
**Ultrasound Equipment**  
**IF Sampling in Communications Receivers:**  
 IS-95, CDMA-One, IMT-2000  
**Battery-Powered Instruments**  
**Hand-Held Scopemeters**  
**Low Cost Digital Oscilloscopes**



### PRODUCT DESCRIPTION

The AD9235 is a family of monolithic, single 3 V supply, 12-bit, 20/40/65 MSPS analog-to-digital converters. This family features a high performance sample-and-hold amplifier (SHA) and voltage reference. The AD9235 uses a multistage differential pipelined architecture with output error correction logic to provide 12-bit accuracy at 20/40/65 MSPS data rates and guarantee no missing codes over the full operating temperature range.

The wide bandwidth, truly differential SHA allows a variety of user-selectable input ranges and offsets including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available analog-to-digital converters, the AD9235 is suitable for applications in communications, imaging, and medical ultrasound.

A single-ended clock input is used to control all internal conversion cycles. A duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance. The digital output data is presented in straight binary or two's complement formats. An out-of-range (OTR) signal indicates an overflow condition that can be used with the most significant bit to determine low or high overflow.

Fabricated on an advanced CMOS process, the AD9235 is available in a 28-lead thin shrink small outline package (TSSOP) and a 32-lead chip scale package (LFCSP) and is specified over the industrial temperature range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ).

## REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

## PRODUCT HIGHLIGHTS

1. The AD9235 operates from a single 3 V power supply and features a separate digital output driver supply to accommodate 2.5 V and 3.3 V logic families.
2. Operating at 65 MSPS, the AD9235 consumes a low 300 mW.
3. The patented SHA input maintains excellent performance for input frequencies up to 100 MHz and can be configured for single-ended or differential operation.
4. The AD9235 pinout is similar to the AD9214-65, a 10-bit, 65 MSPS ADC. This allows a simplified upgrade path from 10 bits to 12 bits for 65 MSPS systems.
5. The clock DCS maintains overall ADC performance over a wide range of clock pulsewidths.
6. The OTR output bit indicates when the signal is beyond the selected input range.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781/329-4700 [www.analog.com](http://www.analog.com)  
Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

## AD9235—SPECIFICATIONS

**DC SPECIFICATIONS** (AVDD = 3 V, DRVDD = 2.5 V, Maximum Sample Rate, 2 V p-p Differential Input, 1.0 V internal reference, T<sub>MUX</sub> to T<sub>MAX</sub>, unless otherwise noted.)

Parameter	Temp	Test Level	AD9235BRU-20			AD9235BRU-40			AD9235BRU/BCP-65			Unit
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
RESOLUTION	Full	VI	12			12			12			Bits
ACCURACY												
No Missing Codes Guaranteed	Full	VI	12			12			12			Bits
Offset Error	Full	VI		±0.30	±1.20		±0.50	±1.20		±0.50	±1.20	% FSR
Gain Error <sup>1</sup>	Full	VI		±0.30	±2.40		±0.50	±2.50		±0.50	±2.60	% FSR
Differential Nonlinearity (DNL) <sup>2</sup>	Full	IV		±0.35	±0.65		±0.35	±0.75		±0.40	±0.80	LSB
	25°C	I		±0.35			±0.35			±0.35		LSB
Integral Nonlinearity (INL) <sup>2</sup>	Full	IV		±0.45	±0.80		±0.50	±0.90		±0.70	±1.30	LSB
	25°C	I		±0.40			±0.40			±0.45		LSB
TEMPERATURE DRIFT												
Offset Error	Full	V		±2			±2			±3		ppm/°C
Gain Error <sup>1</sup>	Full	V		±12			±12			±12		ppm/°C
INTERNAL VOLTAGE REFERENCE												
Output Voltage Error (1 V Mode)	Full	VI		±5	±35		±5	±35		±5	±35	mV
Load Regulation @ 1.0 mA	Full	V		0.8			0.8			0.8		mV
Output Voltage Error (0.5 V Mode)	Full	V		±2.5			±2.5			±2.5		mV
Load Regulation @ 0.5 mA	Full	V		0.1			0.1			0.1		mV
INPUT REFERRED NOISE												
VREF = 0.5 V	25°C	V		0.54			0.54			0.54		LSB rms
VREF = 1.0 V	25°C	V		0.27			0.27			0.27		LSB rms
ANALOG INPUT												
Input Span, VREF = 0.5 V	Full	IV		1			1			1		V p-p
Input Span, VREF = 1.0 V	Full	IV		2			2			2		V p-p
Input Capacitance <sup>3</sup>	Full	V		7			7			7		pF
REFERENCE INPUT RESISTANCE	Full	V		7			7			7		kΩ
POWER SUPPLIES												
Supply Voltages												
AVDD	Full	IV	2.7	3.0	3.6	2.7	3.0	3.6	2.7	3.0	3.6	V
DRVDD	Full	IV	2.25	3.0	3.6	2.25	3.0	3.6	2.25	3.0	3.6	V
Supply Current												
IAVDD <sup>2</sup>	Full	V		30			55			100		mA
IDRVDD <sup>2</sup>	Full	V		2			5			7		mA
PSRR	Full	V		±0.01			±0.01			±0.01		% FSR
POWER CONSUMPTION												
DC Input <sup>4</sup>	Full	V		90			165			300		mW
Sine Wave Input <sup>2</sup>	Full	VI		95	110		180	205		320	350	mW
Standby Power <sup>5</sup>	Full	V		1.0			1.0			1.0		mW

## NOTES

<sup>1</sup>Gain error and gain temperature coefficient are based on the ADC only (with a fixed 1.0 V external reference).

<sup>2</sup>Measured at maximum clock rate,  $f_{\text{IN}} = 2.4$  MHz, full-scale sine wave, with approximately 5 pF loading on each output bit.



<sup>3</sup>Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 2 for the equivalent analog input structure


<sup>4</sup>Measured with dc input at maximum clock rate.

<sup>5</sup>Standby power is measured with a dc input, the CLK pin inactive (i.e., set to AVDD or AGND).


Specifications subject to change without notice

- Modern ADCs have differential inputs
- Out detectors have single-ended output
- We need a converter







## Single Threshold






## Multiple Thresholds






## Constant Fraction (CFD)




## "Time-Walk"





Low pass filter (shaper) reduces noise while maintaining most of the signal






$$\frac{DU}{Dt} \approx \frac{U}{t_r} \longrightarrow Dt = \frac{DU}{U} \cdot t_r$$

All values in this talk are  $\sigma$  (RMS) !



$$\text{FWHM} = 2.35 \times \sigma$$

U [mV]	$\Delta U$ [mV]	$t_r$	$\Delta t$
100	1	1 ns	10 ps
10	1	3 ns	300 ps

Most today's TDCs have  $\sim 20$  ps LSB




How can we do better ?






$$\frac{DU}{Dt} \approx \frac{U}{t_r} \longrightarrow Dt = \frac{DU}{U} \cdot t_r$$


$$Dt = \frac{DU}{U} \cdot t_r \cdot \frac{1}{\sqrt{n}} = \frac{DU}{U} \frac{t_r}{\sqrt{t_r f_s}} = \frac{DU}{U} \cdot \frac{\sqrt{t_r}}{\sqrt{f_s}}$$




## FPGA





$$f_{\text{signal}} < f_{\text{sampling}} / 2$$




$$f_{\text{signal}} > f_{\text{sampling}} / 2$$




- Aliasing Occurs if  $f_{\text{signal}} > 0.5 * f_{\text{sampling}}$
- Features of the signal can be lost ("pile-up")
- Measurement of time becomes hard
- ADC resolution limits energy measurement
- Need **very fast high resolution** ADC












- Store an event in an analog cell
- Start converting cell
- If second event arrived before conversion is ready – store event in second cell
- Decrease dead time significantly






Optimal parameters can greatly improve the signal-to-noise ratio


Effect of slow shaping time:







- Charge integration error due to signal “sitting” on fluctuating baseline (e.g. 50 Hz ground loop or artifact of shaper)
- Can be fixed by sampling baseline prior to signal (requires signal delay)
- Sample signal after peak for pile-up recognition

# Conventional DAQ chain












## Direct fast sampling without shaping

- No shaping artifacts
- Less electronics
- All information is captured if  $f_{\text{sampling}} > 2 \cdot f_{\text{signal}}$  and  $\text{LSB} < V_{\text{noise}}$
- Any shaping circuitry can only *remove* information


- Micro-Channel-Plates (MCP)
  - Photomultipliers with thousands of tiny channels (3-10  $\mu\text{m}$ )
  - Typical gain of 10,000 per plate
  - Very fast rise time down to 70 ps
- 70 ps rise time  $\rightarrow$  **4-5 GHz BW**  $\rightarrow$  **10 GSPS**
- SiPMs (Silicon PMTs) are also getting < 100 ps



J. Milnes, J. Howoth, Photek




<http://sensl.com>



# Can it be done with FADCs?

- 8 bits – 3 GS/s – 1.9 W → 24 Gbits/s
- 10 bits – 3 GS/s – 3.6 W → 30 Gbits/s
- 12 bits – 3.6 GS/s – 3.9 W → 43.2 Gbits/s
- 14 bits – 0.4 GS/s – 2.5 W → 5.6 Gbits/s



PX1500-4:  
2 Channel  
3 GS/s  
8 bits





1-10 k\$ / channel  
What about 1000+ Channels?

V1761: 2 Channels, 4 GS/s, 10 bits




ADC12D1X00RB:  
1 Channel  
1.8 GS/s  
12 bits






"Time stretcher" GHz  $\rightarrow$  MHz

# Triggered Operation




## Simulation of MCP with realistic noise and different discriminators



J.-F. Genat et al., arXiv:0810.5590 (2008)


## Beam measurement at SLAC & Fermilab



D. Breton et al., NIM **A629**, 123 (2011)



# How is timing resolution affected?



$$\frac{\Delta u}{\Delta t} = \frac{U}{t_r}$$

$$t_r \approx \frac{1}{3f_{3dB}}$$

$$\Delta t = \frac{\Delta u}{U} \cdot t_r = \frac{\Delta u}{U \sqrt{n}} \cdot t_r = \frac{\Delta u}{U} \cdot \frac{t_r}{\sqrt{t_r \cdot f_s}} = \frac{\Delta u}{U} \cdot \frac{\sqrt{t_r}}{\sqrt{f_s}} = \frac{\Delta u}{U} \cdot \frac{1}{\sqrt{3f_s \cdot f_{3dB}}}$$

number of samples on slope

**Simplified estimation!**

# How is timing resolution affected?

$$\Delta t = \frac{\Delta u}{U} \cdot \frac{1}{\sqrt{3 f_s \cdot f_{3dB}}}$$

Assumes ideal  
sampling




$U$	$\Delta u$	$f_s$	$f_{3db}$	$\Delta t$
100 mV	1 mV	2 GSPS	300 MHz	~10 ps
1 V	1 mV	2 GSPS	300 MHz	1 ps
1 V	1 mV	10 GSPS	3 GHz	0.1 ps


today:

optimized SNR:

next generation:




"Novel Calibration Method for Switched Capacitor Arrays Enables Time Measurements with Sub-Picosecond Resolution",  
D.A. Stricker-Shaver, S. Ritt, B.J. Pichler, IEEE **TNS** **61** (2014), 3607



- Readout of straw tubes or drift chambers usually with "charge sharing": 1-2 cm resolution
- Readout with fast timing:  $10 \text{ ps} / \sqrt{10} = 3 \text{ ps} \rightarrow 0.5 \text{ mm}$
- Currently ongoing research project at PSI

- CMOS process (typically 0.35 ... 0.13  $\mu\text{m}$ )  $\rightarrow$  sampling speed
- Number of channels, sampling depth, differential input
- PLL for frequency stabilization
- Input buffer or passive input
- Analog output or (Wilkinson) ADC
- Internal trigger
- Exact design of sampling cell




# First Switched Capacitor Arrays

DEVELOPMENT OF A SWITCHED CAPACITOR BASED  
MULTI-CHANNEL TRANSIENT WAVEFORM RECORDING  
INTEGRATED CIRCUIT

IEEE Transactions on Nuclear Science,  
Vol. 35, No. 1, Feb. 1988


Stuart A. Kleinfelder

Lawrence Berkeley Laboratory  
Berkeley, California 94720



50 MSPS in  
3.5  $\mu\text{m}$  CMOS process

1. Circuit diagram of the switched capacitor chip. Two channels of 32 sample and hold cells per channel are shown. The I.C. contains 16 channels of 128 cells per channel.



G. Varner, Univ. of Hawaii


E. Delagnes  
D. Breton  
CEA Saclay

H. Frisch et al., Univ. Chicago


STRAW3



LABRADOR3




TARGET



- 0.25  $\mu\text{m}$  TSMC
- Many chips for different projects (Belle, Anita, IceCube ...)

[www.phys.hawaii.edu/~idlab/](http://www.phys.hawaii.edu/~idlab/)

AFTER



SAM



NECTAR0



- 0.35  $\mu\text{m}$  AMS
- T2K TPC, Antares, Hess2, CTA

[matacq.free.fr](http://matacq.free.fr)




PSEC1 - PSEC4

- 0.13  $\mu\text{m}$  IBM
- Large Area Picosecond Photo-Detectors Project (LAPPD)


[psec.uchicago.edu](http://psec.uchicago.edu)

DRS1




2002

DRS2




2004

DRS3



2007

DRS4



2008



- 0.25  $\mu\text{m}$  UMC
- Universal chip for many applications
- MEG experiment, MAGIC, Veritas, TOF-PET

Poster 15, 106



SR  
R. Dinapoli  
PSI, Switzerland

[drs.web.psi.ch](http://drs.web.psi.ch)

- LAB Chip Family (G. Varner)
  - Deep buffer (BLAB Chip: 64k)
  - Double buffer readout (LAB4)
  - Wilkinson ADC
- NECTAR0 Chip (E. Delagnes)
  - Matrix layout (short inverter chain)
  - Input buffer (300-400 MHz)
  - Large storage cell (>12 bit SNR)
  - 20 MHz pipeline ADC on chip
- PSEC4 Chip (E. Oberla, H. Grabas)
  - 15 GSPS
  - 1.6 GHz BW @ 256 cells
  - Wilkinson ADC



Wilkinson-ADC:




**Digital Card**

-6 per SuMo  
-PSEC-4 control,  
trigger handling, local  
data reduction &  
calibration



**Central Card**

-System control/clock distribution  
-Feature extraction & event pairing  
-CPU/GPU interface

(gigabit Ethernet & USB 2.0)








$\mu^+ \rightarrow e^+ \gamma$   
At  $10^{-13}$  level

3000 Channels  
Digitized with  
**DRS4 chips** at  
1.6 GSPS


Drawback: 400 TB data/year






Events found and correctly processed 2 years (!) after the were acquired


$\gamma$



$\alpha$



$\mu$







Illustration of an Imaging Air Cherenkov Telescope (IACT).



<http://ihp-lx.ethz.ch/Stamet/magic/magicIntro.html>

La Palma, Canary Islands, Spain, 2200 m above sea level

<https://wwwmagic.mpp.mpg.de/>

## Old system:


- 2 GHz flash (multiplexed)
- 512 channels
- Total of five racks, ~20 kW



## New system:

- 2 GHz SCA (DRS4 based)
- 2000 channels
- 4 VME crates
- Channel density 10x higher







C. Tintori (CAEN)  
V. Jordanov *et al.*, NIM **A353**, 261 (1994)



- Determine “standard” PMT pulse by averaging over many events → “Template”
  - Find hit in waveform
  - Shift (“TDC”) and scale (“ADC”) template to hit
  - Minimize  $\chi^2$
  - Compare fit with waveform
  - Repeat if above threshold
- Store ADC & TDC values



- At 1,000 kc/s less than 10% of events cannot be decoded.




14 bit  
60 MHz

Southern Innovation


Implementation – Real Time.

[www.southerninnovation.com](http://www.southerninnovation.com)


4 channels  
5 GSPS  
1 GHz BW  
8 bit (6-7)  
15 k€




4 channels  
5 GSPS  
1 GHz BW  
11.5 bits  
1170 €  
USB Power




- 32 fast sampling cells (10 GSPS)
- 100 ps sample time, 3.1 ns hold time
- Hold time long enough to transfer voltage to secondary sampling stage with moderately fast buffer (300 MHz)
- Shift register gets clocked by inverter chain from fast sampling stage




# The dead-time problem








- SAMPIC Waveform TDC
- Record short (64 bins) waveforms
- Digitize on-chip
- Data-driven read out



- Self-trigger writing of 128 short 32-bin segments (4096 bins total)
- Storage of 128 events
  - Accommodate long trigger latencies
  - Quasi dead time-free up to a few MHz,
  - Possibility to skip segments  
→ second level trigger



- Digitization is a key element of all particle physics experiments
- General trend to faster digitization and waveform analysis in digital domain (embedded CPUs, FPGAs)
- This talk can only give you a glimpse
- Further information
  - H. Spieler, "Semiconductor Detector Systems", Oxford Univ. Press, 2005
  - G. Knoll, "Radiation Detection and Measurement", Wiley, 2010
  - Conferences (with short courses):
    - IEEE Realtime (Padova, Italy, June 2016)
    - IEEE NSS-MIC (Strasbourg, France, Nov. 2016)
  - Become IEEE NPSS member

# The IEEE Nuclear and Plasma Sciences (NPSS) Distinguished Lecturers Program

---

- Provides high quality scientific and technical lectures on a broad range of topics in the nuclear and plasma sciences
- Sponsors the presentation of lectures to NPSS-affiliated chapters, IEEE sections, and IEEE student chapters
- Makes lectures available to other IEEE entities as well as to non-IEEE organizations, including colleges and universities

For more information, go to **[www.ieee-npss.org](http://www.ieee-npss.org)**





# NPSS IS THE TECHNICAL SOCIETY THAT COVERS...

---

- --- Computer Applications in Nuclear and Plasma Sciences
- --- Fusion Technology
- --- Nuclear Medical and Imaging Sciences
- --- Particle Accelerator Science and Technology
- --- Plasma Science and Applications
- --- Pulsed Power Science and Technology
- --- Radiation Effects
- --- Radiation Instrumentation

For more information, go to **[www.ieee-npss.org](http://www.ieee-npss.org)**



# The Nuclear and Plasma Society Sponsors...

---

- Radiation Instrumentation (Nuclear Science Symposium)
- Nuclear Medical and Imaging Sciences (Medical Imaging Conference)
- Particle Accelerator Science and Technology (Particle Accelerator Conference)
- Computer Applications in Nuclear and Plasma Sci. (Real-Time Conference)
- Radiation Effects (Nuclear and Space Radiation Effects Conference)
- Plasma Science and Applications (International Conference on Plasma Science and Applications)
- Fusion Technology (Symposium on Fusion Engineering)
- Pulsed Power Science and Technology (Pulsed Power Conference)

*IEEE Transactions on Nuclear Science*

*IEEE Transactions on Plasma Science*

For more information, go to **[www.ieee-npss.org](http://www.ieee-npss.org)**





# WHY JOIN THE IEEE NPSS?

- Membership in NPSS provides regular communication and direct technical interchange with the foremost international practitioners of the nuclear and plasma sciences and engineering through its meetings and publications
  - NPSS Members and Affiliates receive:
    - Electronic access to the Transactions on Nuclear Science, the Transactions on Plasma Science, and all NPSS Conference Records via [Xplore](#)
      - NPSS Newsletter published four times per year
      - Reduced rates on print subscriptions to NPSS publications
    - Significant discounts on registration rates for NPSS Conferences
      - As IEEE members, they also receive:
        - Subscriptions to the monthly magazine *SPECTRUM* and also *The Institute*, a monthly news supplement
        - Low rates on IEEE's many publications

For more information, go to [www.ieee-npss.org](http://www.ieee-npss.org)

