





Paul Scherrer Institute, Switzerland IEEE NPSS distinguished lecturer

Stefan Ritt

Waveform Digitizing and Signal Processing





"Manual" DAQ











1000 tracks per 25 ns A4 paper @ 5 g Truck load @ 40 t



How much paper per second?




200'000 t 5000 Trucks !!!



Electronic Signal Acquisition






- ADC & TDC technologies
- Signal shaping
- Ultra-fast digitizing (>1 GSPS)
- Digital pulse processing
- Applications




Signals in particle physics




Scintillators (Plastic, Crystals, Noble Liquids, ...) Photomultiplier (PMT)







Wire chambers Straw tubes HV



Silicon Germanium









Measure precise timing: ToF-PET



Positron Emission Tomography



Time-of-Flight PET




 $d \sim c/2 * \Delta t$


e.g. $d=1 \text{ cm} \rightarrow \Delta t = 67 \text{ ps}$



1-bit & 2-bit ADC










n-bit ADC







- Flash ADC very fast for small number of bits
- Requires 2ⁿ comparators




Successive approximation ADC













Pipeline ADC



- Combine 4-Bit flash ADC with successive approximation logic
- Only requires 4-Bit flash ADC
- Can convert one sample in each clock cycle
- Has a latency depending on the number of pipeline stages
- Most common technology for fast ADCs (> 10 MHz)





ADC Datasheet





12-Bit, 20/40/65 MSPS 3 V A/D Converter

AD9235

Single 3 V Supply Operation (2.7 V to 3.6 V) SNR = 70 dBc to Nyquist at 65 MSPS SFDR = 85 dBc to Nyquist at 65 MSPS Low Power: 300 mW at 65 MSPS Differential Input with 500 MHz Bandwidth On-Chip Reference and SHA $DNL = \pm 0.4 LSB$ Flexible Analog Input: 1 V p-p to 2 V p-p Range Offset Binary or Twos Complement Data Format Clock Duty Cycle Stabilizer

Ultrasound Equipment IF Sampling in Communications Receivers: IS-95, CDMA-One, IMT-2000 **Battery-Powered Instruments** Hand-Held Scopemeters **Low Cost Digital Oscilloscopes**

PRODUCT DESCRIPTION

The AD9235 is a family of monolithic, single 3 V supply, 12-bit, 20/40/65 MSPS analog-to-digital converters. This family features a high performance sample-and-hold amplifier (SHA) and voltage reference. The AD9235 uses a multistage differential pipelined architecture with output error correction logic to provide 12-bit accuracy at 20/40/65 MSPS data rates and guarantee no missing codes over the full operating temperature range.

The wide bandwidth, truly differential SHA allows a variety of user-selectable input ranges and offsets including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available analog-to-digital converters, the AD9235 is suitable for applications in communications, imaging, and medical ultrasound.


A single-ended clock input is used to control all internal conversion cycles. A duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance. The digital output data is presented in straight binary or twos complement formats. An out-of-range (OTR) signal indicates an overflow condition that can be used with the most significant bit to determine low or high overflow.

Fabricated on an advanced CMOS process, the AD9235 is available in a 28-lead thin shrink small outline package (TSSOP) and a 32-lead chip scale package (LFCSP) and is specified over the industrial temperature range (-40°C to +85°C).

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- 1. The AD9235 operates from a single 3 V power supply and features a separate digital output driver supply to accommodate 2.5 V and 3.3 V logic families.
- 2. Operating at 65 MSPS, the AD9235 consumes a low 300 mW.
- 3. The patented SHA input maintains excellent performance for input frequencies up to 100 MHz and can be configured for single-ended or differential operation.
- 4. The AD9235 pinout is similar to the AD9214-65, a 10-bit, 65 MSPS ADC. This allows a simplified upgrade path from 10 bits to 12 bits for 65 MSPS systems.
- 5. The clock DCS maintains overall ADC performance over a wide range of clock pulsewidths.
- 6. The OTR output bit indicates when the signal is beyond the selected input range.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700

Fax: 781/326-8703 © 2003 Analog Devices, Inc. All rights reserved.

AD9235—SPECIFICATIONS

DC SPECIFICATIONS (AVDD = 3 V, DRVDD = 2.5 V, Maximum Sample Rate, 2 V p-p Differential Input, 1.0 V internal reference, T_{MIN} to T_{MAX} , unless otherwise noted.)

		Test	AD9235BRU-20		AD9235BRU-40		AD9235BRU/BCP-65					
Parameter	Temp	Level	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit
RESOLUTION	Full	VI	12			12			12			Bits
ACCURACY												
No Missing Codes Guaranteed	Full	VI	12			12			12			Bits
Offset Error	Full	VI		±0.30	±1.20		±0.50	±1.20		±0.50	±1.20	% FSF
Gain Error ¹	Full	VI		±0.30	± 2.40		±0.50	±2.50		±0.50	±2.60	% FSF
Differential Nonlinearity (DNL) ²	Full	IV		±0.35	±0.65		±0.35	±0.75		± 0.40	±0.80	LSB
	25°C	I		±0.35			±0.35			±0.35		LSB
Integral Nonlinearity (INL) ²	Full	IV			± 0.80			±0.90		±0.70	±1.30	LSB
	25°C	I		±0.40			±0.40			±0.45		LSB
TEMPERATURE DRIFT												
Offset Error	Full	v		±2			±2			±3		ppm/°C
Gain Error ¹	Full	V		±12			±12			±12		ppm/°C
INTERNAL VOLTAGE REFERENCE												
Output Voltage Error (1 V Mode)	Full	VI		±5	±35		±5	±35		±5	±35	mV
Load Regulation @ 1.0 mA	Full	v		0.8			0.8			0.8		mV
Output Voltage Error (0.5 V Mode)	Full	v		±2.5			±2.5			±2.5		mV
Load Regulation @ 0.5 mA	Full	v		0.1			0.1			0.1		mV
INPUT REFERRED NOISE												
VREF = 0.5 V	25°C	v		0.54			0.54			0.54		LSB rm
VREF = 1.0 V	25°C	v		0.27			0.27			0.27		LSB rm
ANALOG INPUT												
Input Span, VREF = 0.5 V	Full	IV		1			1			1		V p-p
Input Span, VREF = 1.0 V	Full	IV		2			2			2		V p-p
Input Capacitance ³	Full	v		7			7			7		pF
REFERENCE INPUT												
RESISTANCE	Full	v		7			7			7		kΩ
POWER SUPPLIES												
Supply Voltages	n											
AVDD	Full	IV	2.7	3.0	3.6	2.7	3.0	3.6	2.7	3.0	3.6	v
DRVDD	Full	IV	2.25	3.0	3.6	2.25	3.0	3.6	2.25	3.0	3.6	V
Supply Current IAVDD ²	n.,	v		30			55			100		١.
	Full	v					5			7		mA
IDRVDD ² PSRR	Full Full	v		2 ±0.01			±0.01			±0.01		mA % FSR
	I un	•		20.01			20.01			20.01		, TOR
POWER CONSUMPTION DC Input ⁴	Full	v		90			165			300		mW
Sine Wave Input ²	Full	VI		95	110		180	205		320	350	mW mW
Standby Power ⁵	Full	V		1.0	110		1.0	203		1.0	330	mW
Diamady 1 ower	A GII	•		1.0			1.0			1.0		

¹Gain error and gain temperature coefficient are based on the ADC only (with a fixed 1.0 V external reference).

²Measured at maximum clock rate, f_{IN} = 2.4 MHz, full-scale sine wave, with approximately 5 pF loading on each output bit.

Specifications subject to change without notice

REV. B -2-

Input capacitance refers to the effective capacitance between one differential input pin and AGND. Refer to Figure 2 for the equivalent analog input structure


Measured with dc input at maximum clock rate. Standby power is measured with a dc input, the CLK pin inactive (i.e., set to AVDD or AGND).




ADC input configuration



- Modern ADCs have differential inputs
- Out detectors have singleended output
- We need a converter








Time-to-Digital Converter









Signal discrimination




Single Threshold




Multiple Thresholds





Constant Fraction (CFD)



"Time-Walk"










Influence of noise







Low pass filter (shaper) reduces noise while maintaining most of the signal



Noise limited time accuracy







$$\frac{\mathsf{D}U}{\mathsf{D}t} \approx \frac{U}{t_r} \longrightarrow \mathsf{D}t = \frac{\mathsf{D}U}{U} \cdot t_r$$

All values in **this** talk are σ (RMS) ! FHWM = 2.35 x σ

U [mV]	∆U [mV]	t _r	Δt
100	1	1 ns	10 ps
10	1	3 ns	300 ps


Most today's TDCs have ~20 ps LSB

How can we do better?



Noise limited time accuracy









Example: CFG in FPGA





Nyquist-Shannon Sampling Theorem








Limits of waveform digitizing




- Aliasing Occurs if $f_{signal} > 0.5 * f_{sampling}$
- Features of the signal can be lost ("pile-up")
- Measurement of time becomes hard
- ADC resolution limits energy measurement
- Need very fast high resolution ADC





Charge ADCs (QADC)








Peak sensing ADC








Double buffering









Analog readout chain





Optimal parameters can greatly improve the signal-to-noise ratio








Baseline noise



Baseline with ~50 Hz noise




- Charge integration error due to signal "sitting" on fluctuating baseline (e.g. 50 Hz ground loop or artifact of shaper)
- Can be fixed by sampling baseline prior to signal (requires signal delay)
- Sample signal after peak for pile-up recognition



Conventional DAQ chain







Let's go a bit faster...










Ultimate sampling





Direct fast sampling without shaping


- No shaping artifacts
- Less electronics
- All information if captured if $f_{\text{sampling}} > 2*f_{\text{signal}}$ and LSB $< V_{\text{noise}}$
- Any shaping circuitry can only remove information




What are the fastest detectors?




- Micro-Channel-Plates (MCP)
 - Photomultipliers with thousands of tiny channels (3-10 μm)
 - Typical gain of 10,000 per plate
 - Very fast rise time down to 70 ps
- 70 ps rise time \rightarrow **4-5 GHz BW** \rightarrow **10 GSPS**
- SiPMs (Silicon PMTs) are also getting < 100 ps





100ps Single Photon 16-averaged Sampling: 18 GS/s Rise Time 66 ps 3.2 µm pore MCP 95 ps 100.0p 300.0p 400.0p

J. Milnes, J. Howoth, Photek






Can it be done with FADCs?




- 8 bits 3 GS/s 1.9 W $\rightarrow 24$ Gbits/s
- 10 bits 3 GS/s 3.6 W $\rightarrow 30$ Gbits/s
- 12 bits $3.6 \text{ GS/s} 3.9 \text{ W} \rightarrow 43.2 \text{ Gbits/s}$
- 14 bits $0.4 \text{ GS/s} 2.5 \text{ W} \rightarrow 5.6 \text{ Gbits/s}$



V1761: 2 Channels, 4 GS/s, 10 bits




PX1500-4: 2 Channel 3 GS/s 8 bits



1.8 GS/s


12 bits





Switched Capacitor Array (Analog Memory)






"Time stretcher" GHz → MHz



Triggered Operation







How to measure best timing?

Start

Cherenkov radiator

10mm dia.,10 mm long


10

20



Simulation of MCP with realistic noise and different discriminators

Beam measurement at SLAC & Fermilab



Laser test - Expected resolution (assume sigma_TTS ~ 120 ps)

Laser test - Ortec 9327 Amp/CFD

Laser test - WaveCatcher with HPK amp, CFD algorithm

Laser test - WaveCatcher with HPK amp, CFD algorithm

Laser test - Ortec 9327 Amp/CFD, HPK amp.

Example 1 Contect of the State o

Cherenkov radiator

10mm dia.,10 mm long

J.-F. Genat et al., arXiv:0810.5590 (2008)


D. Breton et al., NIM **A629**, 123 (2011)

Number of photoelectrons Npe



How is timing resolution affected?





number of samples on slope

Simplified estimation!



How is timing resolution affected?



$$\Delta t = \frac{\Delta u}{U} \cdot \frac{1}{\sqrt{3f_s \cdot f_{3dB}}}$$


Assumes ideal sampling

today:

optimized SNR:

next generation:

U	ΔU	f_s	f _{3db}	Δt
100 mV	1 mV	2 GSPS	300 MHz	~10 ps
1 V	1 mV	2 GSPS	300 MHz	1 ps
1 V	1 mV	10 GSPS	3 GHz	0.1 ps




"Novel Calibration Method for Switched Capacitor Arrays Enables Time Measurements width Sub-Picosecond Resolution", D.A. Stricker-Shaver, S. Ritt, B.J. Pichler, IEEE **TNS 61** (2014), 3607



Readout of Straw Tubes






- Readout of straw tubes or drift chambers usually with "charge sharing": 1-2 cm resolution
- Readout with fast timing: 10 ps / $\sqrt{10} = 3$ ps $\rightarrow 0.5$ mm
- Currently ongoing research project at PSI



Design Options



- CMOS process (typically 0.35 ... 0.13 μ m) \rightarrow sampling speed
- Number of channels, sampling depth, differential input
- PLL for frequency stabilization
- Input buffer or passive input
- Analog output or (Wilkinson) ADC
- Internal trigger
- Exact design of sampling cell






First Switched Capacitor Arrays



DEVELOPMENT OF A SWITCHED CAPACITOR BASED MULTI-CHANNEL TRANSIENT WAVEFORM RECORDING INTEGRATED CIRCUIT IEEE Transactions on Nuclear Science, Vol. 35, No. 1, Feb. 1988

Stuart A. Kleinfelder

Lawrence Berkeley Laboratory Berkeley, California 94720



50 MSPS in 3.5 μm CMOS process Circuit diagram of the switched capacitor chip. Two channels of 32 sample and hold cells per channel are shown. The I.C. contains 16 channels of 128 cells per channel.



Switched Capacitor Arrays for Particle Physics









E. Delagnes D. Breton **CEA Saclay**



H. Frisch et al., Univ. Chicago

STRAW3

LABRADOR3









- 0.25 μm TSMC
- Many chips for different projects (Belle, Anita, IceCube ...)

www.phys.hawaii.edu/~idlab/

AFTER







NECTARO

- 0.35 μm AMS
- T2K TPC, Antares, Hess2, **CTA**

matacq.free.fr



PSEC1 - PSEC4

- 0.13 μm IBM
- Large Area Picosecond Photo-Detectors Project (LAPPD)

psec.uchicago.edu

DRS1

DRS2

DRS3



- DRS4
- 0.25 μm UMC
- Universal chip for many applications

MEG experiment, MAGIC, Veritas, TOF-PET

Poster 15, 106



SR R. Dinapoli PSI, Switzerland

drs.web.psi.ch

2002

2004



2007




2008




Some specialities




- LAB Chip Family (G. Varner)
 - Deep buffer (BLAB Chip: 64k)
 - Double buffer readout (LAB4)
 - Wilkinson ADC
- NECTAR0 Chip (E. Delagnes)
 - Matrix layout (short inverter chain)
 - Input buffer (300-400 MHz)
 - Large storage cell (>12 bit SNR)
 - 20 MHz pipeline ADC on chip
- PSEC4 Chip (E. Oberla, H. Grabas)
 - 15 GSPS
 - 1.6 GHz BW@ 256 cells
 - Wilkinson ADC





Wilkinson-ADC:



Analogue
Memory
(SCA)
1024 cells
1-3.2GS/s

SCA
ADC
20
MHZ


Fas


CK
generator



MEG On-line waveform display













Pulse shape discrimination














Events found and correctly processed 2 years (!) after the were acquired



MAGIC Telescope

Mean 20.78

RMS 44.53

298

277

255


234

213

23







http://ihp-lx.ethz.ch/Stamet/magic/magicIntro.html

La Palma, Canary Islands, Spain, 2200 m above sea level

https://wwwmagic.mpp.mpg.de/

0.6°

189mm



MAGIC Readout Electronics



Old system:

- 2 GHz flash (multiplexed)
- 512 channels
- Total of five racks, ~20 kW



New system:


- 2 GHz SCA (DRS4 based)
- 2000 channels
- 4 VME crates
- Channel density 10x higher





Digital Pulse Processing (DPP)






C. Tintori (CAEN) V. Jordanov *et al.*, NIM **A353**, 261 (1994)




Template Fit



- Determine "standard" PMT pulse by averaging over many events → "Template"
 - Find hit in waveform
 - Shift ("TDC") and scale ("ADC") template to hit
 - Minimize χ^2
 - Compare fit with waveform
 - Repeat if above threshold
- Store ADC & TDC values



. At 1,000 kc/s less than 10% of events cannot be decoded.








High speed USB oscilloscope



4 channels
5 GSPS
1 GHz BW
8 bit (6-7)
15 k€



4 channels
5 GSPS
1 GHz BW
11.5 bits
1170 €
USB Power








Cascaded Switched Capacitor Arrays




- 32 fast sampling cells (10 GSPS)
- 100 ps sample time, 3.1 ns hold time
- Hold time long enough to transfer voltage to secondary sampling stage with moderately fast buffer (300 MHz)
- Shift register gets clocked by inverter chain from fast sampling stage





The dead-time problem








FIFO-type analog sampler








New chips




CEA/Saclay

- SAMPIC Waveform TDC
- Record short (64 bins) waveforms
- Digitize on-chip
- Data-driven read out



DRS5 (PSI, planned)

- Self-trigger writing of 128 short 32-bin segments (4096 bins total)
- Storage of 128 events
 - Accommodate long trigger latencies
 - Quasi dead time-free up to a few MHz,
 - Possibility to skip segments
 - → second level trigger





Summary



- Digitization is a key element of all particle physics experiments
- General trend to faster digitization and waveform analysis in digital domain (embedded CPUs, FPGAs)
- This talk can only give you a glimpse
- Further information
 - H. Spieler, "Semiconductor Detector Systems", Oxford Univ. Press, 2005
 - G. Knoll, "Radiation Detection and Measurement", Wiley, 2010
 - Conferences (with short courses):
 IEEE Realtime (Padova, Italy, June 2016)
 IEEE NSS-MIC (Strasbourg, France, Nov. 2016)
 - Become IEEE NPSS member

The IEEE Nuclear and Plasma Sciences (NPSS) Distinguished Lecturers Program

- Provides high quality scientific and technical lectures on a broad range of topics in the nuclear and plasma sciences
- Sponsors the presentation of lectures to NPSS-affiliated chapters, IEEE sections, and IEEE student chapters
- Makes lectures available to other IEEE entities as well as to non-IEEE organizations, including colleges and universities





NPSS IS THE TECHNICAL SOCIETY THAT COVERS...

- --- Computer Applications in Nuclear and Plasma Sciences
- --- Fusion Technology
- --- Nuclear Medical and Imaging Sciences
- --- Particle Accelerator Science and Technology
- --- Plasma Science and Applications
- --- Pulsed Power Science and Technology
- --- Radiation Effects
- --- Radiation Instrumentation





The Nuclear and Plasma Society Sponsors...

- Radiation Instrumentation (Nuclear Science Symposium)
- Nuclear Medical and Imaging Sciences (Medical Imaging Conference)
- Particle Accelerator Science and Technology (Particle Accelerator Con
- Computer Applications in Nuclear and Plasma Sci. (Real-Time Confe
- Radiation Effects (Nuclear and Space Radiation Effects Conference)
- Plasma Science and Applications (International Conference on Plasma
- Fusion Technology (Symposium on Fusion Engineering)
- Pulsed Power Science and Technology (Pulsed Power Conference)

 IEEE Transactions on Nuclear Science

 IEEE Transactions on Plasma Science

For more information, go to www.ieee-npss.org





WHY JOIN THE IEEE NPSS?

- Membership in NPSS provides regular communication and direct technical interchange with the foremost international practitioners of the nuclear and plasma sciences and engineering through its meetings and publications
 - NPSS Members and Affiliates receive:
 - Electronic access to the Transactions on Nuclear Science, the Transactions on Plasma Science, and all NPSS Conference Records via <u>Xplore</u>
 - NPSS Newsletter published four times per year
 - Reduced rates on print subscriptions to NPSS publications
 - Significant discounts on registration rates for NPSS Conferences
 - As IEEE members, they also receive:
 - Subscriptions to the monthly magazine SPECTRUM and also The Institute, a monthly news supplement
 - Low rates on IEEE's many publications



