## Practical aspects of computer architectures for data acquisitions: computing platforms

$0 \bigcirc 0$
Pawel Szostek, Niko Neufeld


## Content of this presentation

In this lecture I will talk about:
$\rightarrow$ key concepts in computer architectures,
$\rightarrow$ bird's eye view evolution of the silicon technology
$\rightarrow$ seven performance dimensions of modern computing platforms,
$\rightarrow$ how fast computers are,
$\rightarrow$ useful tools for running stuff,

What I will not talk about
$\rightarrow$ Memory Management Unit,
$\rightarrow$ Cache associativity,
$\rightarrow$ PCIe architecture (see Paolo's talk),
$\rightarrow$ FPGAs (see Hannes' and Manoel's talks),
$\rightarrow$ ASICs,


## Part 1: Basic concepts in the computer architecture

## Computers are already 70 years old...

but it's still von Neumann's idea!*
$\rightarrow$ there is an execution unit,
$\rightarrow$ there is a memory,
$\rightarrow$ they communicate over buses
$\rightarrow$ program counter keeps tracks of the execution
$\rightarrow$ registers store operands of ALU operations
$\rightarrow$ ALU does the proper computation

* with a few improvements


Data bus

Address bus

## Computers are already 70 years old...

but it's still von Neumann's idea!*
$\rightarrow$ there is an execution unit,
$\rightarrow$ there is a memory,
$\rightarrow$ they communicate over buses
$\rightarrow$ program counter keeps tracks of the execution
$\rightarrow$ registers store operands of ALU operations
$\rightarrow$ ALU does the proper computation
 This lecture is mostly about the improvements ${ }_{5}$

## Moore's law

Probably you hear that for the $34^{\text {th }}$ time in the past 7 days, but...
$\rightarrow$ Number of transistors in CPUs is growing exponentially
$\rightarrow$ Clock frequencies don't grow anymore
$\rightarrow$ New transistors are invested into more and bigger cores


## Multiplicative dimensions of parallelism



Why should we care?


## Era of Pentium 4 is over

$\rightarrow$ Nowadays processors have more than one core,
$\rightarrow$ Cores are connected by an interconnect (a.k.a. uncore),
$\rightarrow$ They share LLC, e.g. one core can use in this case 12*2.5MB of cache,
$\rightarrow$ Note: QPI, PCIe attached to the cores 0-7


## Superscalar architecture - Haswell



## Simultaneous Multi-threading

Normal situation: no SMT, one instruction stream

time/instructions
$\longrightarrow$


## Vector instructions


$\rightarrow$ A long register is involved, but only a fraction of it is used



## What changed since the 70 's?



## (Short) interlude: memory != memory



SRAM


DRAM

## How to speed up the memory?

Problem: fast memory is expensive Solution: introduce memory hierarchy, with a fast memory on the top

Technology Capacity Latency

| Registers | SRAM | bytes $<1 \mathrm{~ns}$ |
| :---: | :---: | :---: |
| L1 Cache | SRAM | kilobytes 1 ns |
| L2 Cache | SRAM megabytes $<10 \mathrm{~ns}$ |  |
| main memory | DRAM | gigabytes 70-100ns |

## Cache loads: hit



> Main
> memory

## Cache loads: miss



## Cache

Macroscopic effect: your code goes terribly slow

## Food for thought: the big picture



## Memory bandwidth consequences

(you remember our growing problem?)
$\rightarrow$ Theoretical peak memory bandwidth: the maximum amount of data that can be read in a unit of time.
bandwidth ${ }_{\text {peak }}=$ channels x bus width x frequency
$\rightarrow$ therefore for a real memory we get (NVIDIA Tesla K40) bandwidth $_{\text {peak }}=2 \times 384 / 8$ (bytes) $\times 3 \mathrm{GHz}=288 \mathrm{~GB} / \mathrm{s}$ 288 GB is equivalent to 36 G doubles
$\rightarrow$ K40's throughput is 1400 GFLOPS (double)
$\rightarrow$ To achieve peak performance we need $1400 / 36=39$ operations per double


## Part 2: Gomputing landscape - a view from 10,000 meters

 for fold

## Typical machine in your computing farm

$\rightarrow$ dual socket Intel* platform,
$\rightarrow 6-8$ cores per socket, twice as much with hyperthreading,
$\rightarrow 2.4 \mathrm{GHz}$ main clock frequency,
$\rightarrow 256$ bits vectors, AVX/AVX2 ISA,
$\rightarrow 5-8$ superscalar execution units, 4 -way dispatch,
$\rightarrow 64 \mathrm{~GB}$ of main memory,
$\rightarrow 4$ memory channels (DDR3, DDR4),
$\rightarrow 1 x$ SSD or $2 x$ SSD with LVM striping,

* sorry AMD, but this is the truth


## High performance vs. low power solutions

$\rightarrow$ power dissipation is a major problem in the datacenter
$\rightarrow$ power envelopes of the CPUs available for data centers span from 5 W to 140 W ,
$\rightarrow$ high-power units usually are delivered with high core counts and wider cores
$\rightarrow$ HEP software doesn't necessarily profit from all these goodies
$\rightarrow$ so far no spectacular victories


## Coprocessors

$\rightarrow$ Intel's response to GPGPU
$\rightarrow$ PCIe card with $\sim 60$ lightweight cores on it
$\rightarrow 16 \mathrm{~GB}$ on-board memory
$\rightarrow$ both native and off-load execution
$\rightarrow$ nowadays rather exotic, but the next generation might be a game changer ( $\sim 1$ year from now)


## GPGPUs



Cache

## DRAM



## GPU

## Part 3: How fast are computers? - ○○

## Latencies every programmer should (roughly) know

| Access type | cycles | nanoseconds |
| :--- | :--- | :--- |
| L1 cache reference | 4 | 2 |
| L2 cache reference | 12 | 6 |
| L3 cache reference | 44 | 22 |
| Main memory reference | 300 | 150 |
| Read 1MB sequentially from an SSD | 500,000 | $1,000,000$ |
| HDD seek | $5,000,000$ | $10,000,000$ |
| CERN-SLAC-CERN round-trip | oh well... | $150,000,000$ |

## Performance optimization checklist

| Level | Possible <br> gains | Factor | Means |
| :--- | :--- | :--- | :--- |
| Algorithm | Huge | $10 x .1000 x$ and more | Changing complexity, <br> (parallelizing) |
| Source code | Medium | $1 x-10 x$ | Data layout, memory accesses, <br> data reuse, vectorization |
| Compiler | Medium or <br> Low | $1.5 x$ | Tweaking compilation flags, <br> (changing the compiler) |
| Operating <br> system | Low | $1.3 x$ | Upgrading the kernel and glibc <br> runtime |
| Hardware | Medium | $10 \%$ between two <br> consecutive <br> microarchitectures | Moving to a newer <br> microarchitecture (e.g. Ivy <br> Bridge -> Haswell) |

## Riddle \#ll: Simple loop iterations

```
// Number to guess: How many iterations of
// this loop can we do in one second?
// gcc -o iter -02 iter.c
int main(int argc, char **argv) {
    int NUMBER, i, s = 0;
    NUMBER = atoi(argv[1]);
    for (s = i = 0; i < NUMBER; ++i) {
        s += 1;
    }
    return 0;
}
```


## Riddle \#\#1: Simple loop iterations

```
// Number to guess: How many iterations of
// this loop can we do in one second?
// gcc -o iter -02 iter.c
int main(int argc, char **argv) {
    int NUMBER, i, s = 0;
    NUMBER = atoi(argv[1]);
    for (s = i = 0; i < NUMBER; ++i) {
        s += 1;
    }
    return 0;
}
```


## Riddle \#1.1: Same thing, but with Python

```
#!/usr/bin/env python
// Number to guess: How many iterations of
// this loop can we do in one second?
def f(NUMBER):
    s = 0
    for _ in xrange(NUMBER):
        s += 1
import sys
f(int(sys.argv[1]))
```


## Riddle \#1.1: Same thing, but with Python

```
#!/usr/bin/env python
// Number to guess: How many iterations of
// this loop can we do in one second?
def f(NUMBER):
    s = 0
    for _ in xrange(NUMBER):
        s += 1
import sys
f(int(sys.argv[1]))
```


## Riddle \#\#2: Writing to the main memory

```
// gcc -o iter -02 iter.c
// includes
static const unsigned int CHUNK_SIZE = 1024*1024;
char chunk[CHUNK_SIZE];
int main(int argc, char **argv) {
    long long int NUMBER, bytes_written = 0;
    char *mem = (char*) malloc(128*sizeof(char)*CHUNK_SIZE);
    NUMBER = std::stol(argv[1]);
    size_t chunks_idx = 0;
    while(bytes_written < NUMBER) {
        memcpy(mem+chunks_idx*CHUNK_SIZE, chunk, CHUNK_SIZE);
        bytes_written += CHUNK_SIZE;
        chunks_idx = (chunks_idx+1)%128;
    }
    printf("%c\n", mem[NUMBER%11]);
}
```


## Riddle \#\#2: Writing to the main memory

```
// gcc -o iter -02 iter.c
// includes
static const unsigned int CHUNK_SIZE = 1024*1024;
char chunk[CHUNK_SIZE];
int main(int argc, char **argv) {
    long long int NUMBER, bytes_written = 0;
    char *mem = (char*) malloc(128*sizeof(char)*CHUNK_SIZE);
    NUMBER = std::stol(argv[1]);
    size_t chunks_idx = 0;
    while(bytes_written < NUMBER) {
        memcpy(mem+chunks_idx*CHUNK_SIZE, chunk, CHUNK_SIZE);
        bytes_written += CHUNK_SIZE;
        chunks_idx = (chunks_idx+1)%128;
    }
    printf("%c\n", mem[NUMBER%11]);
}
```

100,000
1,000,000
10,000,000

## Memory writing optimized: STREAM

Function
Copy:
Scale:
Add:
Triad:

Best Rate MB/s Avg time
60071.50 .010935
60645.60 .010578
$66335.0 \quad 0.014515$
0.014460

Min time
0.010654
0.010553
0.014472
0.014183

Max time
0.012926
0.010592
0.014544
0.016421

And the winner is...

## Memory writing optimized: STREAM

Function Copy:
Scale:
Add:
Triad:

## Best Rate MB/s

 0.0109350.010578
0.014515
0.014460

Min time 0.010654
0.010553
0.014472
0.014183

Max time
0.012926
0.010592
0.014544
0.016421

And the winner is...
\#pragma omp parallel for
for ( $\mathrm{j}=0$; j<STREAM_ARRAY_SIZE; j++)

$$
c[j]=a[j] ;
$$

\#pragma omp parallel for
for ( $j=0$; j<STREAM_ARRAY_SIZE;
j++)

$$
\mathrm{b}[\mathrm{j}]=\mathrm{scalar} * \mathrm{c}[\mathrm{j}] ;
$$

\#pragma omp parallel for for ( $j=0$; j<STREAM_ARRAY_SIZE; j++)
$a[j]=b[j]+s c a l a r * c[j] ;$
\#pragma omp parallel for for ( $j=0$; j<STREAM_ARRAY_SIZE; j++)

$$
c[j]=a[j]+b[j] ;
$$

## Riddle \#3: Writing to a drive

```
// Number to guess: How many bytes can we
// write onto a drive in a second?
static const uint32_t CHUNK_SIZE =
1024*1024;
char s[CHUNK_SIZE];
void cleanup(int fp, char* name) {
    fsync(fp);
    close(fp);
    remove(name);
}
```

```
int main(int argc, char** argv) {
    uint32_t NUMBER, bytes_written = 0;
    memset(s, CHUNK_SIZE, 'a');
    NUMBER = std::stoul(argv[1]);
    int fp = open("./tmp", O_WRONLY | O_CREAT);
    while (bytes_written < NUMBER) {
        write(fp, s, CHUNK_SIZE);
        bytes_written += CHUNK_SIZE;
    }
    cleanup(fp, "./tmp");
}
```


## Riddle \#3: Writing to a drive



## Interlude: SSD vs HDD performance

Sustained sequential reads for the data center-grade parts:
$\rightarrow$ Intel 400 GB SATA3 SSD -> 500MB/s
$\rightarrow$ Intel 400 GB PCIe SSD -> $2000 \mathrm{MB} / \mathrm{s}$
$\rightarrow$ HGST 4TB SATA3 -> $227 \mathrm{MB} / \mathrm{s}$
Drives can be set up with LVM striped partition and various file systems.

How much time would it take to fill up a 400GB SSD with data?

## Back to riddle \#3

```
// Number to guess: How many bytes can w
// write onto a drive in a second?
static const uint32_t CHUNK_SIZE =
1024*1024;
char s[CHUNK_SIZE];
void cleanup(int fp, char* name) {
    fsync(fp);
    close(fp);
    remove(name);
}
```

```
int main(int argc, char** argv) {
    uint32_t NUMBER, bytes_written = 0;
    memset(s, CHUNK_SIZE, 'a');
    NUMBER = std::stoul(argv[1]);
    int fp = open("./tmp", O_WRONLY | O_CREAT);
    while (bytes_written < NUMBER) {
        write(fp, s, CHUNK_SIZE);
        bytes_written += CHUNK_SIZE;
    }
    cleanup(fp, "./tmp");
}
```

PCle SSD $350,000,000$

SSD
$250,000,000$
HDD
120,000,000

## Riddle \#4: What's wrong with this function?

```
// #include this and that
static const size_t DIM = 2048;
// sums up all the numbers in a 3d array
long long unsigned sumup(unsigned char array[DIM][DIM][DIM]) {
    long long unsigned sum = 0LL;
    for(size_t i=0; i<DIM; ++i)
        for(size_t j=0; j<DIM; ++j)
            for(size_t k=0; k<DIM; ++k)
            sum += array[i][k][j];
    return sum;
}
```


## Riddle \#4: What's wrong with this function?

```
// #include this and that
static const size_t DIM = 2048;
// sums up all the numbers in a 3d array
long long unsigned sumup(unsigned char array[DIM][DIM][DIM]) { //3d array
    long long unsigned sum = 0LL;
    for(size_t i=0; i<DIM; ++i)
        for(size_t j=0; j<DIM; ++j)
            for(size_t k=0; k<DIM; ++k)
            sum += array[i][k][j];
    return sum;
}
                        Execution takes }11\mathrm{ seconds
```


## Riddle \#4.1: Memory access pattern

```
// No numbers to guess here
int main(int argc, char **argv) {
    int NUMBER, i, j = 1; Here NUMBER = 80M
    NUMBER = atoi(argv[1]);
Here NumBER = 80M
    char* array = malloc(NUMBER);
    for (i = 0; i < NUMBER; ++i) {
        j = (j * 2) % NUMBER;
        array[i] = j;
        sequential
    }
    printf("%d", array[NUMBER/2]);
```

```
// Number to guess: How many bytes can
// we traverse randomly in one second
int main(int argc, char **argv) {
    int NUMBER, i, j = 1;
    NUMBER = atoi(argv[1]); Number = ?
    char* array = malloc(NUMBER);
    for (i = 0; i < NUMBER; ++i) {
        j = (j * 2) % NUMBER;
        array[j] = j;
    }
    printf("%d", array[NUMBER/2]);
```

100,000
$1,000,000$
$10,000,000$
$100,000,000$

## Riddle \#4.1: Memory access pattern

```
// No numbers to guess here
int main(int argc, char **argv) {
    int NUMBER, i, j = 1; Here NUMBER = 80M
    NUMBER = atoi(argv[1]);
N
    char* array = malloc(NUMBER);
    for (i = 0; i < NUMBER; ++i) {
        j = (j * 2) % NUMBER;
        array[i] = j;
        sequential
    }
    printf("%d", array[NUMBER/2]);
```

```
// Number to guess: How many bytes can
```

// Number to guess: How many bytes can
// we traverse randomly in one second
// we traverse randomly in one second
int main(int argc, char **argv) {
int main(int argc, char **argv) {
int NUMBER, i, j = 1;
int NUMBER, i, j = 1;
NUMBER = atoi(argv[1]); Number = ?
NUMBER = atoi(argv[1]); Number = ?
char* array = malloc(NUMBER);
char* array = malloc(NUMBER);
for (i = 0; i < NUMBER; ++i) {
for (i = 0; i < NUMBER; ++i) {
j = (j * 2) % NUMBER;
j = (j * 2) % NUMBER;
array[j] = j;
array[j] = j;
}
}
printf("%d", array[NUMBER/2]);
printf("%d", array[NUMBER/2]);
}
100,000
$1,000,000$
10,000,000
$100,000,000$
$1,000,000,000$


## htop




## taskset / numact / GOMP_CPU_AFFINITY

$\rightarrow$ Both tools allow setting CPU affinity
$\rightarrow$ Usually yields better results than when relying on the OS scheduler
$\rightarrow$ GOMP_CPU_AFFINITY is an env. var. recognized by OpenMP
$\rightarrow$ Definitely compulsory when reading from a high bandwidth IO device (PCIe, SATA etc.)

```
$ cat get_cpu.c
#include <stdio.h>
#include <sched.h>
int main() {
    int cpu;
    cpu = sched_getcpu();
    printf("Running on core %d\n", cpu);
}
$ gcc get_cpu.c -o get_cpu
$ taskset -c 42 ./get_cpu
Running on core 42
```


## GOMP_CPU_AFFINITY

You remember the STREAM benchmark? (slide \#35)

| \$./stream |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Function | Best Rate MB/s | Avg time | Min time | Max time |
| Copy: | 61167.9 | 0.010488 | 0.010463 | 0.010527 |
| Scale: | 60663.4 | 0.010573 | 0.010550 | 0.010599 |
| Add: | 67359.2 | 0.014274 | 0.014252 | 0.014306 |
| Triad: | 68196.6 | 0.014345 | 0.014077 | 0.016322 |
|  |  |  |  |  |
| \$ GOMP_CPU_AFFINITY=0-55 ./stream |  |  |  |  |
| Function | Best Rate MB/s | Avg time | Min time | Max time |
| Copy: | 65938.5 | 0.009743 | 0.009706 | 0.009803 |
| Scale: | 65285.8 | 0.009850 | 0.009803 | 0.010001 |
| Add: | 73716.3 | 0.013090 | 0.013023 | 0.013141 |
| Triad: | 73994.0 | 0.013038 | 0.012974 | 0.013110 |

## perf / ocperf

$\rightarrow$ perf gives insights into Hardware Events from CPU's Performance Monitoring Units. Ocperf is a thin layer on the top of perf adding more human readable names
\$ python ../pmu-tools/ocperf.py stat -e
mem_load_uops_retired.13_miss,uops_executed.stall_cycles ./indices_good perf stat -e
cpu/event=0xd1, umask=0x20, name=mem_load_uops_retired_13_miss/, cpu/event= 0xb1, umask=0x1, inv=1, cmask=1, name=uops_executed_stall_cycles/

```
./indices_good
```

Performance counters for './indices_good':

14'054 mem_load_uops_retired_13_miss 29'199'824 uops_executed_stall_cycles
1.969126 seconds time elapsed

```
Performance for './indices_bad':
    127'067 mem_load_uops_
    24'792'121'333 uops_executed_...
11.33531028 seconds
```


## Concluding remarks

$\rightarrow$ The aim of the lecture was to:
$\checkmark$ summarize the last decades in evolution of computing hardware,
get you to realize that performance is handled not only by the compiler and libraries. The story is far more complicated,
$\checkmark$ give you rough estimates on possible throughputs and performance showstoppers.
give you an overview of the computing landscape,
$\rightarrow$ When facing a huge data flow, we can't afford using only a fraction of the hardware we have.
$\rightarrow$ Performance is complicated business. When in doubt, look to the specification.. or write a test program. Be brave and bold.


Questions?
Catch me at ISOTDAQ until tomorrow morning

