

GBT protocol implementation on Xilinx FPGAs

Csaba SOOS

PH-ESE-BE-OT

GBT frame




- 120 bits at 40 MHz => 4.8 Gb/s line rate
- User field of 84 bits, 3.36 Gb/s
 - 4 bits slow control (SC) => **160 Mb/s**
 - 16 bits trigger, timing and control (TTC) => **640 Mb/s**
 - 64 data (DAQ) => **2.56 Gb/s**
- Bandwidth can be shared between front-end devices


Forward Error Correction (FEC)

- Interleaved **Reed-Solomon** double error correction
- RS(15,11): 4 bits per symbol, 11 data symbols + 4 parity symbols (60 bits)
- 2 encoders are used in **interleaved** mode
- Error correction capability: **2×2 symbols ≈ 16 bits**
- Code efficiency: $88/120 = 73\%$


GBT channel



Virtex-4 RocketIO MGT






Word alignment



received data

recovered bit clock

word clock




During the alignment, we slide the sampling window with a Barrel shifter. The process is controlled by a state-machine.


Gearbox

Transmitter side example

din, 120 bits at 40 MHz




Scrambling/Descrambling



- Self-synchronizing (multiplicative) scrambler
- Defined by the polynomial of its LFSR (X^3+X^2+1 above)
 - should be a maximum sequence length polynomial and have the fewest taps possible
- GBT uses 21-bit scramblers ($X^{21}+X^{19}+1$)
- Can be implemented in parallel form (registers + XORs)
 - fewer taps result in simpler logic, hence higher speed


ML421 board

XC4VFX60 device:
- 12 MGTs
- 25,280 slices
- 128 DSP48 blocks
- 4,276,224 bits
memory




GBT Protocol Implementation on Xilinx FPGAs

Resource usage




MGT performance at 4.8 Gbps




Jitter decomposition: $T_j @ BER 10^{-12} = 74 \text{ ps}$, $R_j = 3.9 \text{ ps}$, $D_j = 19.6 \text{ ps}$


Application: BER tester




BER test system



BER test result



Alignment is disabled



Alignment is enabled

Conclusion

- We gained lot of experience implementing the GBT protocol on the ML421 platform (Xilinx Virtex 4 FX)
 - The full data path has been tested
- The embedded transceivers are compatible with the GBT protocol
- BER testing can be performed using either the ChipScope or the UART
 - We need to develop the user interface for the second method (e.g LabView)