Monolithic Pixel R&D at LBNL

M Battaglia

UC Berkeley - LBNL Universite' Claude Bernard – IPN Lyon

An R&D effort of LBNL & University - INFN, Padova in collaboration with KEK & JPL-NASA

Monolithic Pixel Meeting CERN, November 25, 2008


1	Thin CMOS	SOI	<u>3D</u>
R&D	Sensor Thinning In-pixel CDS Fast r/o Radiation Tolerance on-chip ADC	 Proof of principle Back-gating Radiation Tolerance Thinning and Backplane Processing 	Technology Characterisation Sensor Integratio
HBMIC	Prototype Thin Tracker ILC-compliant Sensor (20µm pixel, 25-50MHz column parallel r/o, 5-bit ADC, low power)	Prototype Thin Tracker ILC/CLIC-compliant sensor (10µm digital pixel, >50MHz column parallel sparsified r/o, time stamping)	
Spinoff	Fast Nanoimaging in TEM	Beam Monitoring Solar and Earth Observation Fast Nanoimaging in TEM	

LAWRENCE BERKELEY NATIONAL LABORATORY

Prototype Monolithic Pixel Chips




Thin CMOS



AMS 0.35μm-OPTO

• **LDRD-1** (2005) 10, 20, 40µm 3T pixels




SOI

• LDRD-SOI-1 (2007) 10µm pixels, analog & binary pixels

OKI 0.15µm FD-SOI


OKI 0.20µm FD-SOI



• LDRD-SOI-2 (2008) 20µm pixels, in pixel CDS fast binary pixels

• LDRD-SOI-3 (2009) ~10µm pixels, 4x4 mm² imager w/ fast readout

• LDRD-2 (2006) (+ LDRD-2RH(2007)) 20µm pixels,in-pixel CDS (+ RadHard pixels)



• LDRD-3 (2007) 20µm pixels, in-pixel CDS on-chip 5-bit ADCs



LAWRENCE BERKELEY NATIONAL LABORATORY

Main R&D Objectives



Monolithic Pixel R&D originated with ILC application, nowadays HEP R&D leveraged with on-site spin-off projects funded over 2-3 FYs:


Back-thinning of CMOS pixel sensors and application to ILC/CLIC tracking and vertexing

Demonstrator chip for ILC/CLIC Vertex Tracker

Thin CMOS Imager for Dynamic Transmission Electron Microscopy

Demonstration of SOI technology and development of Fast SOI Imager for low energy electrons and photons

LAWRENCE BERKELEY NATIONAL LABORATORY




Demonstrator chip for LC Vertex Tracker



LDRD-2 chip with 20µm pixel, in-pixel charge storage for CDS, 25 MHz r/o tested on ALS and MBTF and irradiated at LBNL 88-inch cyclotron


Cluster S/N = 12-13 for r/o from 1 MHz to 25 MHz;

Chip performs well up to several hundreds kRads from 200 KeV electrons and 10¹³ n cm⁻²



Thin CMOS Imager for Electron Microscopy






LBNL program to develop large surface $(1 \rightarrow 4 \text{ cm}^2)$, rad-hard CMOS imager with fast readout (up to 400 frames s⁻¹) for deployment at TEAM microscope;


- Single e⁻ sensitivity;
- < 10 μm Point Spread Function;
- Radiation tolerant to > 1 MRad.

LAWRENCE



Demonstration of SOI technology and development of fast SOI imager for low energy electrons and photons

First demonstrator with 3T analog and simple digital (10 µm)



rrr


BERKELEY LA

NIM A583 (2007) and to appear on NIM A (2009)

Fast Analog Pixel and Digital Pixel with in-pixel CDS and current threshold

Analog Readout at 50 MHz, <S/N> for 1.5 GeV e⁻ Beam = 15 Digital pixel fully functional

Collaborative R&D with JPL-NASA on thinning and backplane post-processing



AWRENCE BERKELEY NATIONAL LABORATORY

Planned Activities for FY2009-2010



- Submission, characterisation and deployment of 1kx1k TEAM imager, design of 2kx2k final imager (LBNL);
- Beam telescope based on thinned 1kx1k TEAM sensors and test at MBTF (LBNL+INFN Padova+Purde U(?));
- Backside post-processing of thin SOI sensors for low energy radiation (LBNL+JPL-NASA);
- Development of fast SOI imager and test at LOASIS and other facilities (LBNL+JPL-NASA+INFN Padova+IPNL);
- Characterisation of radiation tolerance of OKI-SOI process (LBNL+KEK+INFN Padova);

• Submission and characterisation of ZyCube 3D process (LBNL+KEK)

LAWRENCE BERKELEY NATIONAL LABORATORY