### **FPGA+CPU** Architectures for Trigger Applications

Kristian Hahn – Northwestern

CMS Software/Computing R&D Meeting 10/5/15

Two questions for discussion:

- Would it be possible (and beneficial) to involve a hybrid MPSoC directly in the L1 processing path?
- How could an MPSoC accelerate HLT processing?


Outline:

- Some technical background
- Initial considerations
- A rough plan of study and some initial attempts

Essentially just thoughts on paper at this point ...

# Background: Zynq MPSoC

- Xilinx / Altera bread & butter are (were) FPGAs
- 2011: Xilinx introduced Zynq-7000 family SoCs
  - Hybrid "Programmable Logic" (FPGA) + ARM CPU "Processing System"
- Eclipse-based software development kit integrated with Xilinx's newer version synthesis tools (ie: Vivado)
- Devices available today across performance (\$) spectrum




### More Background: Zynq @ CMS

Zynq already in the (Phase-1) CMS trigger ... UWisc. CPT7



- Embedded Linux
- GbE TCP/IP slow control & monitoring
- Virtual cable / Linux driven FPGA reprogramming
- MGT monitoring (tuning?) via non-invasive, integrated eye scan



See poster from TWEPP 2015:


https://indico.cern.ch/event/357738/sessio n/10/contribution/210/attachments/116083 4/1671224/Svetek\_TWEPP\_Poster.pdf


# "The future is hybrid"

#### Xilinx Ultrascale+ Zynq

#### Zynq® UltraScale+™ MPSoCs

		:	Smarter (	Control a	nd Visior	ı	Smarter Network							
	Device Name <sup>(1)</sup>	ZU2EG	ZU3EG	ZU4EV	ZU5EV	ZU7EV	ZU6EG	ZU9EG	ZU15EG	ZU11EG	ZU17EG	ZU19EG		
Application	Processor Core			Quad	l-core AR	M® Corte	ex™-A53 I	MPCore™	up to 1.3	3 GHz				
Processor Unit	Memory w/ECC	L1 Cache 32KBI / D per core, L2 Cache 1MB, on-chip Memory 256KB												
Real-Time	Processor Core	Dual-core ARM Cortex-R5 MPCore™ up to 600MHz												
Processor Unit	Memory w/ECC	L1 Cache 32KB I / D per core, Tightly Coupled Memory 128KB												
Graphic & Video Acceleration	Graphics Processing Unit	Mali™-400MP up to 466MHz												
Acceleration	Memory	L2 Cache 64KB												
	Dynamic Memory Interface	e x32/x64: DDR4, LPDDR4, DDR3, DDR3L, LPDDR3												
External Memory	Static Memory Interfaces	NAND, 2x Quad-SPI												
Connectivity	High-Speed Connectivity		PCle <sup>®</sup> G	en2 x4, 2	x USB3.0	, SATA 3.	0, Display	Port, 4x	Tri-mode	Gigabit E	thernet			
Connectivity	General Connectivity	2xUSB 2.0, 2x SD/SDIO, 2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO												
Integrated Block Functionality	Power Management	t Full / Low / PL / Battery Power Domains												
	Security	RSA, AES, and SHA												
	AMS - System Monitor	10-bit, 1MSPS - Temperature, Voltage, and Current Monitor												
S to PL Interface		11x 32/64/128b & 1x 32/64b AXI Ports												
Drogrommahla	Effective LEs <sup>(2)</sup> (K)	100	150	185	245	485	450	575	715	625	890	1,100		
Programmable	Logic Cells (K)	83	124	154	205	403	376	480	597	522	741	915		
Functionality	CLB Flip -Flops (K)	94	141	176	234	461	429	548	682	597	847	1,045		
	Max. Distributed RAM (Mb)	1.2	1.8	2.8	3.8	6.2	6.9	8.8	11.3	9.1	8.0	9.8		
일 Memory	Total Block RAM (Mb)	5.3	7.6	4.5	5.1	11.0	25.1	32.1	26.2	21.1	28.0	34.6		
	UltraRAM (Mb)	-	-	14.0	18.0	27.0	-	-	31.5	22.5	28.7	36.0		
ອ ອ E E Integrated IP ໜີ	DSP Slices	240	360	728	1,056	1,728	1,973	2,520	3,528	2,928	1,590	1,968		
	Video Codec Unit (VCU)	-	-	1	1	1	-	-	-	-	-	-		
	PCI Express® Gen 3x16 / Gen4x8	-	-	2	2	2	-	-	-	4	4	5		
	150G Interlaken	-	-	-	-	-	-	-	-	2	2	4		
	100G Ethernet MAC/PCS w/RS-FEC	-	-	-	-	-	-	-	-	1	2	4		
	AMS - System Monitor	1	1	1	1	1	1	1	1	1	1	1		
Speed Grades	Extended <sup>(2)</sup>			-1 -2L -3			-1 -2L -3							
Snood Grados														





### "The future is hybrid"

#### Altera & Intel (see also previous talk)



"The Martian" wins box office weekend in debut RSEPMENT

Disney's U.S. parks to change their pricing for the first time in 60 years R39PMEDT

VW's deadline, Fed minutes, and a new Speaker — 5 things to know this week ROT PMEDT



Ben Bernanke: More bankers deserved to be jailed for financial crisis scopment

The worst thing you can do when pitching an idea to your boss 300 PM BDT

New Google parent drops its explicit pledge not to do evil 215PM BDT

Here are 3 Volkswagen ads to make you pringe after dieselgate 1:38 PM BDT

Bush vs Rubio: who will Wall Street love more? 1:33 PM EDT

Carly Fiorina may win support of Koch Brothers and other wealthy donors 1:22 PM EDT

Over Half of E.U. Countries Are

### Why Intel will spend \$16.7 billion on Altera

by Stacey Higginbotham @gigastacey AUGUST 27, 2015, 7:21 PM EDT





#### The secret is in Altera's programmable chips.

Three months ago Intel said it would buy chip maker Altera in a deal valued at \$16.7 billion. It was a significant investment for

Intel's leading-edge, in-house manufacturing network delivers a wide range of high-performance to low-power chips for servers, personal computing devices and the Internet of Things. Would it be possible (and beneficial) to involve a hybrid MPSoC directly in the L1 processing path?

Would it be possible (and beneficial) to involve a hybrid MPSoC directly in the L1 processing path?

- Why? Physicist-accessibility ...
  - Our community has much more experience w/ SW than w/ HDL
  - A SW-enhanced L1 would promote wider physicist participation in the trigger, spurring development of novel trigger algorithms
  - Related, a likely reduction of development and maintenance costs
  - Performance gains? Possibly ... maybe only for special cases

Would it be possible (and beneficial) to involve a hybrid MPSoC directly in the L1 processing path?

- Why? Physicist-accessibility ...
  - Our community has much more experience w/ SW than w/ HDL
  - A SW-enhanced L1 would promote wider physicist participation in the trigger, spurring development of novel trigger algorithms
  - Related, a likely reduction of development and maintenance costs
  - Performance gains? Possibly ... maybe only for special cases
- Why not?
  - Latency!
    - Significant overhead incurred by a general purpose CPU, eg: cache & memory references, branch prediction, interrupts, etc.
    - Would at the very least require RTOS / bare-metal / RT core
    - Possible this erases any gains in "accessibility" ...

### Could a hybrid MPSoC accelerate HLT processing?

### Could a hybrid MPSoC accelerate HLT processing?

- Why?
  - The familiar potential upside: improve performance by offloading parallel operations to a co-processor
  - Dynamic reconfiguration of the programmable logic ...
  - Lower power / more efficient use of silicon

### Could a hybrid MPSoC accelerate HLT processing?

- Why?
  - The familiar potential upside: improve performance by offloading parallel operations to a co-processor
  - Dynamic reconfiguration of the programmable logic ...
  - Lower power / more efficient use of silicon
- Why not?
  - Would make for a more complicated HLT
  - Development for heterogeneous systems not yet at the same level of maturity / ease-of-use as plain SW

## Thoughts on Evaluation

- Assess feasibility for L1 by studying performance of basic hybrid operations ← have a first attempt at this
  - Latency & bandwidth for PL to PS data transfer
  - From PS to PL
  - Real-time performance (ie: latency distribution) of basic operations on the PS (eg: sorting)
- 2) Algorithm partitioning for L1 & HLT ← not considered yet
  - Explore algorithms that might benefit from a split :

FPGA

- Integer operations
- Many relatively small memories
- Possibilities for fine-grained parallelism and deep pipelining

CPU

- Floating point operations
- Complex control
- Inherently sequential / iterative algorithms

### Latency Studies

Have started to explore low level timing using Xilinx ZC706 evaluation kit

- Zynq-7000 XC7Z045 FFG900-2
- Dual ARM A9 @ 800 MHz
- Kintex 7 equivalent PL





http://www.xilinx.com/products/boards-and-kits/ek-z7-zc706-g.html

http://www.xilinx.com/support/documentation/data\_sheets/ds190-Zynq-7000-Overview.pdf

## Latency Studies


- Worked through and built upon "Zynq-7000 All Programmable SoC: Concepts, Tools and Techniques (CTT)" with undergrads
  - http://www.xilinx.com/support/documentation/sw\_manuals/xilinx14\_6/ug873-zynq-ctt.pdf
  - Port designs from ZC702 board (slower Zynq) to ZC706
- Basic test setup
  - Toggle an input to the PL
    (SW5/7 ... later, IO pin drive by oscillator)
  - Send this bit to PS over high priority interconnect
  - Poll on this bit in the PS
  - Send back to PL over another high prio IO line





- Measured ~350 ns RTT …
  - Seems quite large for a tightly coupled SoC
  - For comparison: have measured 80 ns for P2P communication between Xilinx FPGAs over a backplane

- Found a more closely matched example design from Xilinx (for the ZC702)
  - Latency for shared memory between the PS & PL
  - http://www.xilinx.com/support/answers/47266.html



 Advertised (unidirectional) latency more consistent with expectations for an SoC

#### Expected Results

Strongly-ordered or Shareable device does not change the LATENCY. Enabling the CACHE (L1 and L2) affects the LATENCY.

		Latency									
Туре	Cache	FCLK cycles	CPU cycles	Time (nS)							
Strongly-ordered	Disabled	11	53	74							
Strongly-ordered	Enabled	6	29	40							
Shareable device	Disabled	11	53	74							
Shareable device	Enabled	6	29	40							

### • Obtaining much large latencies than advertised

#### - Unidirectional >200 ns ...

Bus/Signal	x	0	-37 	-17	-7 	3 1	13	23	33 😽 🗌	43 	53 	63 	73 	83 .
processing_system7_0.M_AXI_GPO/MON_AXI_ARLOCK[0]	1	1												
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_ARREADY</pre>	1	1												
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_ARVALID</pre>	0	0												
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_AWLOCK[0]</pre>	0	0												
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_AWREADY</pre>	1	1							-					_
processing_system7_0.M_AXI_GPO/MON_AXI_AWVALID	0	0							Л					
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_BREADY</pre>	1	1		 										
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_BVALID</pre>	0	0												
<pre>processing_system7_0.M_AXI_GPO/MON_AXI_ARESETN</pre>	1	1		 		-			-					_
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_TRIG_IN[0]</pre>	1	1												
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_RLAST</pre>	0	0												
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_RREADY</pre>	1	1												_
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_RVALID</pre>	0	0												
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_WLAST</pre>	1	1		 										_
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_WREADY</pre>	1	1		 										_
<pre>- processing_system7_0.M_AXI_GPO/MON_AXI_WVALID</pre>	1	0								Л	Π	П		
<pre>processing_system7_0.M_AXI_GP0/MON_AXI_ARADDR</pre>	89082BE	390						89D82	BBF					_
processing_system7_0.M_AXI_GP0/MON_AXI_ARBURST	3	3						3						_
<pre>processing_system7_0.M_AXI_GP0/MON_AXI_ARCACHE</pre>	3	3						3						_
processing_system7_0.M_AXI_GP0/MON_AXI_ARID	ЗF	3F						ЗF						_
<pre>processing_system7_0.M_AXI_GP0/MON_AXI_ARLEN</pre>	OB	ов						OB						_
<pre>processing_system7_0.M_AXI_GP0/MON_AXI_ARPROT</pre>	7	7						7						
- PROPOSETING SUSTORE O M AVE COO/HON AVE ADELTE				<b>)</b>										_

- Likely some simple misconfiguration ...
  - Opened help ticket with Xilinx, has not converged

https://forums.xilinx.com/t5/Zynq-All-Programmable-SoC/PS-PL-latency-example-on-the-zc706/td-p/607829

# Summary / Outlook

- Ruminations on the possible use of hybrid FPGA+CPU devices in the trigger
  - Tech moving to hybrid architectures ... can we benefit?
  - HLT is the more likely target, maybe only a support role possible for L1
  - Should at least understand limitations for L1, as future devices might resolve these
- Have some very basic ideas about what this might entail, and as how to assess feasibility
  - No attention paid yet to algorithm classification / partitioning
  - Attempts at characterizing low level latency for hybrid communication started but not yet converged
- Happy to work others interested in these or related studies
  - Possibility for cycles from the occasional undergrad, but at this point not much more