# Monolithic CMOS ASIC Developments

11th "Trento" Workshop on Advanced Silicon Radiation Detector Talk: HVCMOS 1 / 153

SLAC National Accelerator Laboratory

P. Caragiulo\*, C. Tamma, X. Xu, B. Markovic, J. Segal, A. Dragone,

M. Breidenbach, C. Kenney, D. Su, P. Grenier

University of California Santa Cruz - H. Grabas, V. Fadeyev, A. Grillo

Karlsruhe Institute of Technology - I. Peric

(\* pietroc@slac.stanford.edu)






#### **Outline**



- Monolithic CMOS ASIC
- Motivations
- CHESS-2 : CMOS HV Evaluation for Strip Sensors
- COOL-1: CMOS fOr Outer Layers ASIC
- KPiXM: ECal read-out of Silicon Detector for ILC



AMS 0.35µm HV



Sensor and read-out on the same substrate.

### **Motivations from a Science perspective**

SLAC

Monolithic technologies have the potential for providing higher granularity, thinner, intelligent detectors at lower overall cost:

- Significantly lower material budget
  - eliminate the need for bump bonding or other challenging interconnect methods
  - can be thinned to less than 100um
- Smaller pixel size
  - not limited by bump bonding
- Lower costs
  - can be implemented in standard commercial technologies

	Hybrid	Depleted MAPS	
		HVCMOS	HRCMOS
collection speed	fast (drift)	fast (partial/drift)	fast (drift)
cost	high	low	low
material	high	low	low
pixel size	medium	small	small
signal	high	low	high
In pix processing	high	Medium/high	high

# Monolithic technologies for Particle Physics Application

We have an interest in monolithic technologies for applications in Particle Physics:

- ATLAS Strips (CHESS2 in collaboration with UCSC)
- ATLAS Outer Pixels (COOL)
- ILC SiD Tracker and Ecal (KPiXM)

#### Demonstrate HVCMOS as a viable solution for ATLAS strip detector.

- Record hits on full reticle sensor 128 strips 32 sub-pixels
- Amplify, filter and discriminate signal
- Encode hit position in sensor and send to external readout electronics


#### Further investigate performances of HVCMOS MAPS sensors

- Size close to final sensor : test beams, module assembly, etc..
- Evaluate sensors with different substrate resistivity 20, 50-100, 200-300, 600-2000 Ohm-cm.
- Study radiation hardness using test structures.
- Characterize the pixel arrays with different methods, include edge-TCT and beam tests
- Large scale effects: common noise, cross-talk, power drops etc..

# **CHESS2 - Specifications**


#### SLAC


	Specs	Comments
Substrate resistivity	20Ohms to 1000Ohms	Minimal MIP from from 1500e to 4000e
Substrate high voltage bias	120V	40% more charge vs 60V
Pixel size	40μm x 630μm	400fF det. capacitance
Number of pixel per strip	32	
Number of strips	128	Factor ~2 improvement in r-phi resol.
Timing resolution	25ns	
Maximum number of hits per strip	1 + flag	
Maximum number of hits per 128 strips	8	
Readout speed	320MHz	
Number of wire bonds	28/128strips (data only)	x5 reduction
Additional constraint	Rad-hard design	Periphery: dead area 4mm - shorter strips




#### **CHESS2: ASIC Architecture**








Pixels – Row, Column selectors




#### Strip Encoding



#### **CHESS2 Floor Plan**




#### 8 Hit Encoding Logic & Memories



#### **CHESS2 Floor Plan**



#### SACI – Registers – Current sources




SACI & Current sources


#### **CHESS2 Floor Plan**



#### Serializer – LVDS TX/RX




Serializer & LVDS TX/RX



#### **CHESS2: Pixel periphery schematic**

#### SLAC




 Encode the column address of the first hit and raise a flag if a double hit has occurred on the same strip

# CHESS2: Pixel Layout – 630µm x 40µm

SLAC


- Amplifier
- Half comparator
- Charge injection
- Pixel Selection
- Comparator Trimming Memory




- 6 connected NWELLs
- 50% diode fraction
- P-contact around each NWELL
- 120V rules


#### **CHESS2: Simulated Pixel Behavior**








Less than 10ns walk time ~10ns peak time




1 hit per strip + flag in case of multiple hits. 5 + 1 bit 8 hits maximum per 128 strips. 7 bit






- Adder value used to multiplex data on 8 buses
- Overflow protection in 3b adder: 8 hits maximum
- Adder are slow (up to 1ns in worst case speed)
- Huge load on the bit lines (127 switch off-capacitance + 5mm line capacitance)















- Time to get the bit lines ready is based on number of hits
- Can be as high as 64ns if are all hits.

We are interested in the first 8 hits so the worst case using this architecture is when we have no hit on the first 120 rows and hit on the last 8 rows -> 22ns






- Can be as high as 64ns if are all hits.

We are interested in the first 8 hits so the worst case using this architecture is when we have no hit on the first 120 rows and hit on the last 8 rows -> 22ns

Avoid ghost from previous cycle introducing a reset phase








Worst case scenario:

**22ns** 

7.6ns


# **CHESS2: Fast Adder x32 (Layout)**






### **CHESS2: LVDS TX/RX and Sync**






#### **CHESS2: Serializer**





- 8 x 13 1bit PISO Cell.
- Parallel input with 25ns period (synchronized to the 40MHz external clock).
- Serial Output has 3.125ns period (synchronized to the 320MHz external clock).



#### **SLAC ASIC Control Interface (SACI)**



#### Serial Interface with handshake protocol

#### 5 Signals


- 3 shared: saciClk, saciCmd, saciRsp.
- 1 dedicated select line per slave: saciSelL.
- 1 Reset Line (RstL) can be shared with the ASIC Global Reset.
- Operated between 0V and 3.3V
- Allows multiple SACI on same bus (parallel mode).

#### SACIcmd (serial signal):

SaciCulk
SaciCulk
SaciCult
Coutrol
Interface (SACI)

SaciRsp
S


# **SACI – Multiple ASIC connection**



Response line can be shared if only 1 SACI is selected when the command arrives.

#### **Control Unit**








#### **Control Unit**








#### **COOL-1: CMOS fOr Outer Layers ASIC**


Can we build a full read-out system that meets the ATLAS pixels requirements (at least for the outer layers)?





Tentative goals
Pixel size
Array
Array
Full Size
Max. Signal
Effective ENC
Current cons.

COOL-1
250x50 µm²
320x80
reticles
-10ke²
<120e²
-20µA/pix




#### **General characteristics**

- Bunch timing and amplitude (ToT) extraction
- Column digital readout
- End-of Column hit buffers controlled by the L0 trigger (1MHz, 6µm latency)
- System-on-chip approach (limited IO required
- Serial LVDS readout
- SACI configuration protocol
- Calibration per pixel
- Auxiliary Monitoring

#### Objectives:

- Demonstrate HR-CMOS as a viable solution for complex circuit architectures (FEI3-like)
  - In-time efficient (95%) within 25ns
  - has a sufficient S/N ratio
  - has 50x250 μm<sup>2</sup> pixel
  - can cope with the expected hit rate
  - is low power ~20µA/pixel
  - can sustain 50 Mrads TID and 10^15 neg/cm2 NIEL



#### HR CMOS in LFoundry 0.15µm technology


SLAC

LF15A is a modular 0.15  $\mu$ m RF CMOS process, offering up to 6 levels of AI plus thick metal (2 - 6  $\mu$ m), optionally a MIM capacitor, a polyimide passivation and I/O voltages of 1.8 V, 3.3V and 5.0 V.


- Substrate resistivity 1-2kΩcm
- Allow isolated NWELL within a DNWELL (Full CMOS)
- Large fill factor ~85% for 50x250 µm^2 pixel
- Break down voltage ~120V

Thinned to 125um:

- full depletion from the back side should be feasible (80V at 2kΩcm)
- $Q_{MIP} \sim 10000e^{-}$
- Cin ~ 400fF (70fF DNW to SUB, 330fF DNW to PW) for 50x250 μm<sup>2</sup> pixel (worst case)
- Considering sharing a threshold around 1000e<sup>-</sup> should give us reasonable efficiency. Required Noise ~100e<sup>-</sup>




AMS 0.35µm HV




LF 0.15µm HR

# KPIX ASIC: ECal read-out of Silicon Detector (SiD) for ILC

-SLAC






1024-channel KPiX

In present design, metal 2 traces from pixels to pad array run over other pixels: parasitic capacitances cause crosstalk.

New scheme has "same" metal 2 traces, but a fixed potential metal 1 trace shields the signal traces from the pixels.



#### **Major Lessons Learned**



- Bump bonding to sensors with Al pads can be very difficult...
  - Consider sensor foundry build final pad stack.
  - Don't dice the sensors until bonding issues are fully controlled.
- EMCal can have huge number of pixels hit simultaneously, causing synchronous disturbances as pixels reset...Problem understood, small changes in KPiX design.
- Sensors plus ROC's can have issues with parasitic couplings...

#### **KPIXM**





	KPiXM-Trk	KPiXM-Cal
Pixel size	50x500 µm <sup>2</sup>	1000x1000 µm <sup>2</sup>
Array	200x2400	100x94
	Stitched 5x5	Stitched 5x5
Full Size	reticles	reticles
Max. Signal	1fC	1pC
Effective ENC	<200e <sup>-</sup>	<1000e <sup>-</sup>
Filtering	LP + CDS	LP + CDS
S/N	>20	>4
In pix mem.		
depth	1 bucket	16 buckets
ADC resolution	12 bits	12 bits
DC Power cons.	~ 20µW/pix	~ 20µW/pix
Power pulsing	Yes	Yes

#### **General characteristics**

- Amplitude and Timing extraction on N bunches per train in each pixel (N=1 for the tracker, N=16 for the calorimeter)
- Synchronous (time-variant operation)
- Ultra-large Area beyond reticle size (stitching)
- System-on-chip approach (limited IO required
- Platform based design
- Sparse readout
- Power Pulsing
- Calibration per pixel
- Temperature monitoring and tracking
- Auxiliary Monitoring

#### Large Potentials in SiD Trk and Ecal





ROclk

#### Conclusions



- CHESS2 is a full size demonstrator for the strip sensor in HVCMOS technology. In case of success it would significantly reduce strip sensor manufacturing cost, material budget, improve resolution, simplified readout chip.
- Fairly complicated chip with difficult layout and new process, design time took much longer than expected. In the top level layout stage and full chip simulations.
- Passive and Active pixel variants for COOL and KPiXM are under design.

#### **Acknowledgements**



We want to acknowledge for the work on CHESS the contribute of all the people involved in design, test and characterization of the devices.

#### Strip CMOS Author list

Affolder<sup>0</sup>, K.Arndt<sup>1</sup>, R. Bates<sup>2</sup>, M. Benoit<sup>3</sup>, F. Di Bello<sup>3</sup>, A. Blue<sup>2</sup>, D. Bortoletto<sup>1</sup>, M. Buckland<sup>0,4</sup>, C. Buttar<sup>2</sup>, P. Caragiulo<sup>5</sup>, D. Das<sup>6</sup>, J. Dopke<sup>6</sup>, A. Dragone<sup>5</sup>, F. Ehrler<sup>7</sup>, V. Fadeyev<sup>8</sup>, Z. Galloway<sup>8</sup>, H. Grabas<sup>8</sup>, I. M. Gregor<sup>9</sup>, P. Grenier<sup>5</sup>, A. Grillo<sup>8</sup>, M. Hoeferkamp<sup>10</sup>, L. B. A. Hommels<sup>11</sup>, T. Huffman<sup>1</sup>, J. John<sup>1</sup>, K. Kanisauskas<sup>1,2</sup>, C. Kenney<sup>5</sup>, G. Kramberger<sup>12</sup>, Z. Liang<sup>8</sup>, I. Mandić<sup>12</sup>, D. Maneuski<sup>2</sup>, F. Martinez-Mckinney<sup>8</sup>, S. McMahon<sup>1,6</sup>, L. Meng<sup>0,3</sup>, M. Mikuž<sup>12,13</sup>, D. Muenstermann<sup>14</sup>, R. Nickerson<sup>1</sup>, I. Peric<sup>7</sup>, P. Phillips<sup>1,6</sup>, R. Plackett<sup>1</sup>, F. Rubbo<sup>5</sup>, J. Segal<sup>5</sup>, S. Seidel<sup>10</sup>, A. Seiden<sup>8</sup>, I. Shipsey<sup>1</sup>, W. Song<sup>17</sup>, M. Stanitzki<sup>9</sup>, D. Su<sup>5</sup>, C. Tamma<sup>5</sup>, R. Turchetta<sup>6</sup>, L. Vigani<sup>1</sup>, J. Volk<sup>8</sup>, R. Wang<sup>15</sup>, M. Warren<sup>16</sup>, F. Wilson<sup>6</sup>, S. Worm<sup>6</sup>, Q. Xiu<sup>17</sup>, J. Zhang<sup>15</sup>, H. Zhu<sup>17</sup>

<sup>0</sup>University of Liverpool, <sup>1</sup>University of Oxford, <sup>2</sup>SUPA - School of Physics and Astronomy, University of Glasgow, Glasgow, United Kingdom, <sup>3</sup>University of Geneva, Switzerland, <sup>4</sup>CERN, European Center for Nuclear Research, <sup>5</sup>SLAC National Accelerator Laboratory, <sup>6</sup>Rutherford Appleton Laboratory, Didcot, United Kingdom, <sup>7</sup>Karlsruhe Institute of Technology, <sup>8</sup>University of California Santa Cruz, Santa Cruz Institute for Particle Physics (SCIPP), <sup>9</sup>Deutsches Elektronen-Synchrotron, <sup>10</sup>University of New Mexico, <sup>11</sup>Cambridge University, <sup>12</sup>Jožef Stefan Institute, Ljubljana, Slovenia, <sup>13</sup>University of Ljubljana, Slovenia, <sup>14</sup>Lancaster University, United Kingdom, <sup>15</sup>Argonne National Laboratory, <sup>16</sup>University College, London, <sup>17</sup>Institute of High Energy Physics, Beijing

#### And our sponsors:

The research was supported and financed in part by UK Science and Technology Facilities Council (STFC), the Slovenian Research Agency, the United States Department of Energy, grant DE-FG02-13ER41983, and the SLAC LDRD program. The research leading to these results has received funding from the European Commission under the FP7 Research Infrastructures project AIDA, grant agreement no. 262025.

The irradiations with protons were performed at the University of Birmingham MC40 cyclotron, supported by the H2020 project AIDA-2020, GA number 654168. The irradiations with neutrons were performed at TRIGA reactor in Ljubljana. The authors would like to thank the crew at the TRIGA reactor in Ljubljana for their help with the irradiation of the detectors, as well as staff at the Gamma Irradiation Facility of Sandia National Laboratory, especially Dr. M. Wasiolek and Dr. D. Hanson.




# Backup Slides

# KPiX ASIC: ECal read-out of Silicon Detector (SiD) for ILC


SLAC

32×32 array = 1024 channels Designed to be

- bump-bonded to a Si sensor, or
- bumped to a hybrid for large area detectors (RPC's, GEM's, etc)



- For each channel of the system-on-chip
  - » 4 samples per train with individual timestamps
  - » auto-triggering
  - » internal per-channel 13-bit ADC
  - » automatic range switching for large charge depositions (10pC)
  - » bias current servo for DC coupled sensors
  - » power cycling: power down during inter-train gaps (20 uW avg for ILC time structure)
  - » built-in calibration
  - » nearest neighbor trigger ability
  - » high-gain feedback capacitor for tracker application
  - » dual polarity for GEM and RPC applications
  - » external trigger for test beam
- Digital IP core with serial data IO (only 4 signals)
- 0.25µm TSMC



1024-channel KPiX