

# TCT measurements of HV-CMOS test structures irradiated with neutrons

I. Mandić<sup>1</sup>, G. Kramberger<sup>1</sup>, V. Cindro<sup>1</sup>, A. Gorišek<sup>1</sup>, B. Hiti<sup>1</sup>, M. Mikuž<sup>1,2</sup>,  
M. Zavrtnik<sup>1</sup>, et al.

<sup>1</sup>Jožef Stefan Institute, Ljubljana, Slovenia

<sup>2</sup>Faculty of Mathematics and Physics, University of Ljubljana, Slovenia


## E-TCT measurements with HVCMOS structures from 3 different foundries made on different substrate resistivities:

1. **AMS**: 10  $\Omega\text{cm}$  and 20  $\Omega\text{cm}$
2. **X-FAB** :100  $\Omega\text{cm}$
3. **LFoundry**: 2000  $\Omega\text{cm}$


All devices are made on **p-type** substrates

These structures are investigated as candidates for tracking detectors at HL-LHC


## E-TCT setup:



Detector connection scheme:



Beam direction



Passive devices (no amplifier in the pixel):

- observe induced current pulses on collecting electrode on the scope
- collected charge: integral of the pulse in 25 ns

## AMS: 10 $\Omega\text{cm}$ , 20 $\Omega\text{cm}$

CCPDv2 (HV2FEI4) chip, AMS 0.18  $\mu\text{m}$  process:

→ active device: output of the amp in the n-well  
observed on the scope

- substrate resistivity **10  $\Omega\text{cm}$**
- max bias 60 V

CHESS1 chip, AMS 0.35  $\mu\text{m}$  process:

→ passive device

- substrate resistivity **20  $\Omega\text{cm}$**
- max bias 120 V

Back plane not processed


→ bias connected from the top of the chip

More detail:

I. Perić et al., NIMA582 (2007) 876-885


I. Perić et al., NIMA765 (2014) 172-176

I. Peric et al., 2015 JINST 10 C05021.



From: S. Fernandez-Perez, TWEPP 2015

Passive pixel: no electronic in the n-well



## LFoundry: 2000 $\Omega\text{cm}$

- 150nm CMOS
- 2 k $\Omega\text{cm}$  p-type bulk
- HV process, max bias > 100 V
- Thinning and back side metallization possible

More detail:


- Piotr RYMASZEWSKI et al., *Prototype active silicon sensor in LFoundry 150nm HV/HR-CMOS technology for ATLAS Inner Detector Upgrade* (TWEPP 2015), **2016 JINST 11 C02045**  
<https://indico.cern.ch/event/357738/session/9/contribution/200>

### CCPDLF\_VB chip

two versions:

- without back side (BP) metallization  
→ substrate bias from top
- with BP  
→ substrate bias from the back plane

Measurements done with structures **A** and **F** on **CCPDLF\_VB** chip  
→ see slides from F. Hügging from this morning




## X-FAB: 100 $\Omega$ cm

- X-FAB Trench SOI 0.18  $\mu$ m
- p-type bulk, 100  $\Omega$ cm
- max bias 300 V
- no back side processing (bias from TOP)

More detail:

- S. Fernandez et al.,  
*Charge Collection Properties of a Depleted Monolithic Active Pixel Sensor using a HV-SOI process* (TWEPP 2015), **2016 JINST 11 C0106**  
<https://indico.cern.ch/event/357738/session/9/contribution/3>
- S. Fernandez-Perez et al., *Radiation hardness of a 180nm SOI monolithic active pixel sensor*, NIMA 796 (2015) 13.
- T. Hemperek et al., *A Monolithic Active Pixel Sensor for ionizing radiation using a 180 nm HV-SOI process*, NIMA 796(2015)8-12
- slides of M. Backhaus from this morning session




**XTB02 chip**



# E-TCT, charge collection profile, AMS (20 $\Omega\text{cm}$ )

Fluence steps: 2e14, 5e14, 1e15, 2e15, 5e15, 1e16

G. Kramberger et al., submitted to JINST  
I. Mandić et al., 27th RD50 workshop




- charge collection width increases with fluence up to  $\sim 2e15$  n/cm<sup>2</sup>
  - concentration of initial acceptors falls with irradiation faster than new acceptors are introduced → space charge concentration falls
- charge collection width falls with fluences above  $\sim 2e15$  n/cm<sup>2</sup>
  - initial acceptor removal finished, space charge concentration increases with irradiation
- **at 1e16 charge collection region still larger than before irradiation**
  - similar behaviour also in CCPDv2 chip (10 Ohm-cm)

# E-TCT, charge collection profiles, Lfoundry, X-FAB


Irradiated up to  $1e15 \text{ n/cm}^2$

X-FAB (100 Ohm-cm)



Large increase of charge collection width after  $1e14$  and  $5e14$   
→ effective acceptor removal in X-FAB




LFoundry (2000 Ohm-cm)  
Structure A



Charge collection width doesn't increase with irradiation  
→ these measurements show no effective acceptor removal effect in LFoundry  
→ some difference between Back Plane and no Back Plane samples at highest fluence



# Charge profile width vs bias voltage



Fit:  $Width(V_{bias}) = w_0 + \sqrt{\frac{2\epsilon_0}{e_0 N_{eff}} V_{bias}}$

$w_0$  and  $N_{eff}$  free parameters

→ works for AMS and LFoundry

→ X-FAB: can't fit with  $\sqrt{V_{bias}}$

- estimate  $N_{eff}$  from width at  $\sim 100$  V

# $N_{eff}$ vs fluence

AMS and X-FAB:

acceptor removal

Radiation introduced deep acceptors:  $g \sim 0.02 \text{ cm}^{-1}$

Fit:  $N_{eff} = N_{eff0} - N_c \cdot (1 - \exp(-c \cdot \Phi_{eq})) + g \cdot \Phi_{eq}$



$N_c$ ,  $N_{eff0}$  and  $c$  free parameters,  $g$  fixed to 0.02

LF foundry: no removal ( $N_c \sim 0$ ), fit:

$N_{eff} = N_{eff0} + g \cdot \Phi_{eq}$   $N_{eff0}$  and  $g$  free


G. Kramberger et al., submitted to JINST

I. Mandić et al., 27th RD50 workshop



# Effective acceptor removal

G. Kramberger et al, 10<sup>th</sup> Trento Meeting, Feb. 17-19, 2015





- AMS (20  $\Omega\text{cm}$ ,  $N_{A0} \sim 10^{15} \text{ cm}^{-3}$ ):  $c \sim 4 \cdot 10^{-15} \text{ cm}^{-2}$ ,  $N_c/N_{eff0} \sim 1$
- X-FAB (100  $\Omega\text{cm}$ ,  $N_{A0} \sim 10^{14} \text{ cm}^{-3}$ ):  $c \sim 2 \cdot 10^{-14} \text{ cm}^{-2}$ ,  $N_c/N_{eff0} < 1$
- LFoundry (2000  $\Omega\text{cm}$ ,  $N_{A0} \sim 6 \cdot 10^{12} \text{ cm}^{-3}$ ), no effective acceptor removal observed in this study  
 → probably because  $N_c/N_{eff0} \ll 1$

## Charge collection profile - annealing

Measurement before and after 80 minutes at 60 C


→ 10% to 20 % increase of charge collection width after annealing




# Measurements with pixel array: AMS ( $20 \Omega\text{cm}$ )

Bias = 120 V, all 9 pixels connected to readout, charge (25 ns)


Not irradiated




$2e15$



- gaps before irradiation
- guard smaller after  $2e15$  (larger depleted region)
- gaps better seen again after  $1e16$




$1e16$




# LFoondry, Structure F, all pixels read out

→ no efficiency gaps between pixels


Structure F, 3x3 pixels,  
125  $\mu\text{m}$  x 33  $\mu\text{m}$




No BP, 40 V,  $\Phi = 0$




BP, 40 V,  $\Phi = 0$



No BP, 50 V,  $\Phi = 1\text{e}15$



BP, 50 V,  $\Phi = 1\text{e}15$







# X-FAB: 100 $\Omega$ cm

XTB02 chip

- pitch 100  $\mu$ m
- n-well: 40  $\mu$ m x 50  $\mu$ m




→ "logic" (space for CMOS circuits for active device) and n-well should be at same potential




# X-FAB: 100 $\Omega\text{cm}$

- 4x4 pixel array, all n-wells connected to readout

Before irradiation



After 2e14 n/cm2





- high collection under n-wells
- low charge between  $\rightarrow$  but E-field not zero  $\rightarrow$  large pulses with small integral
- $\rightarrow$  looks like "logic" acts as collecting electrode (AC coupled)



## KDetSim simulation

- KDetSim - a ROOT based detector simulation package by G. Kramberger ([link](#)) (presented at 27<sup>th</sup> RD 50 Workshop)
- link to the software: <http://www-f9.ijs.si/~gregor/KDetSim/>




Bipolar pulse  
on n-well  
electrode:  
**Integral = 0**

- drift of electrons stops on the oxide surface
- bipolar pulse induced on the readout electrode  $\rightarrow$  integral in 25 ns = 0


# Efficiency gaps smaller at longer integration times

Laser under n-well

25 ns time scale:




1 μs time scale:




- tail larger when laser under logic (red curve)
  - slow electrical discharge
- lateral current under the oxide layer

$\Phi = 5e14$

CCE at V bias = 200 V



CCE at V bias = 200 V



## Summary

- Edge-TCT measurements with test structures made on 3 different substrate resistivities:
  - AMS : 10 and 20  $\Omega\text{cm}$
  - X-FAB: 100  $\Omega\text{cm}$
  - LFoundry: 2000  $\Omega\text{cm}$
- large increase of charge collection width after irradiation with neutrons observed in AMS and X-FAB
  - dependence of charge collection width with fluence consistent with effective acceptor removal
  - indication that acceptor removal in X-FAB less complete than in AMS
- X-FAB:
  - increase of charge collection width with bias voltage after irradiation faster than  $\sqrt{V}$
  - efficiency gaps between pixels after irradiation (at short (25 ns) integration times)
    - parasitic (temporary) charge collection by the “logic” electrode
- LFoundry: charge collection width decreases with increasing fluence
  - effective acceptor removal not observed
  - $N_{eff}$  introduction rate on high side
  - no significant charge collection gaps between pixels in the array
  - indication of effect of back plane contact at highest fluence ( $1\text{e}15 \text{ n/cm}^2$ )