



ATLAS ITk Pixel detector

C. Gemme, INFN Genova
on behalf of the ATLAS Collaboration



Vertex 2016
La Biodola, 26-30 September

The High Luminosity LHC




ATLAS will have to cope with much harsher conditions, induced by both peak and integrated luminosity. **Staged** approach for calo, muons and trigger/DAQ using Phase-I intermediate upgrades, while the tracker will be completely **replaced** in LS3.

In the following I present the main challenges for the new tracker (**ITk**) **Pixel detector**, reporting on the preparation towards the Technical Design Report due for late 2017.

Limitations of the current tracker

✓ HL-LHC scenario implies significant scaling of the ID design parameters:

- Peak luminosity: $5-7 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$ → $\sim \times 5-7$
- Average pile-up: up to $\langle \mu \rangle \sim 200$ → $\sim \times 8$
- Integrated luminosity: 3000 fb^{-1} → $\sim \times 10$
- Requested radiation hardness: $2 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ → $\times 20$




✓ Requirements for the new tracker:

- Similar or better performance than the ID in these harsher conditions.





ITk Layout timeline

- ✓ In the last two years focus on finalizing the layout for the TDRs.
 - It is important also to have the community behind it.





ITK Layouts under study

Strip layout and Pixel end-cap all the same. Changes only in the Pixel barrel.



ITK Layouts under study


Strip layout and Pixel end-cap all the same. Changes only in the Pixel barrel.



The layouts have:


- ✓ Pixel volume up to 345 mm radius; then strip to the edge of the solenoid
- ✓ 4 Strip Barrel layers + 2x6 EC disks
- ✓ 5 Pixel Barrel and 4 (or 3) Rings layers, surface $\sim 14 \text{ m}^2$

Layer	Radius ID [mm]	Radius ITk [mm]
0	33.5	39
1	50.5	75
2	88.5	155
3	122.5	213
4	–	271




- ✓ η coverage up to 4.0 (or 3.2) with at least 9 space points
- ✓ Pixel innermost detector replaceable.

Inclined concept




✓ From ideas to layout:

- Sensors are designed to be “perpendicular” to the particles trajectories, reducing the material seen by the particles.
- “Tracklets” are reconstructed increasing the number of hits per layer.




Inclined implementation

- ✓ Multiple options are available for inclined sensor supports.
 - Layers may be joined in pairs: each stave would support two layers of pixel sensors, leading to increased stiffness.
 - Thermal performance satisfy requirements.




Vertex 2016





C. Gemme – ATLAS ITK Pixel detector

Extended concept

- ✓ “Traditional” layout, either longitudinal or perpendicular to the beam:
 - Extended long innermost barrel so that the cluster size may allow to reconstruct tracklets.
 - Critical aspects:
 - Cluster size robustness vs broken clusters;
 - Use this information in the track seeding and reconstruction.







$$N_{\text{pix}} = \tan\theta * \text{thickness/pitch}$$





Extended implementation

- ✓ Extended layouts joins pairs of pixel layers with support structure, for increased stiffness:
 - Default CO₂ cooling tube material is Titanium.
 - Also looking at carbon pipes for CO₂ cooling pipes, to reduce mass and radiation length of the staves.





Forward region


- ✓ Pixel end-caps will consist of rings in four layers at different radius and z.
- ✓ Stepping from Disks (ID and LoI) to Rings allows for much more flexibility in space points coverage



Vertex 2016





4-layer endcap



C. Gemme – ATLAS ITk Pixel detector

Forward region

- ✓ Pixel end-caps will consist of rings in four layers at different radius and z.
- ✓ Stepping from Disks (ID and LoI) to Rings allows for much more flexibility in space points coverage



- ✓ Each ring consists of a carbon core containing cooling and electrical services. Each ring is built out of two half-rings, for ease of construction.
- ✓ Modules are mounted on both sides of each ring to allow overlap.

Expected performance

Work in progress!

- ✓ Preliminary results will be shown at ECFA meeting next week and will support the strip TDR.

**3rd ECFA
HIGH
LUMINOSITY
LHC**
Experiments Workshop

Physics reach - Accelerator and experiments interface
Technology developments - Detector designs and performance

3rd - 6th October 2016 | Aix-Les-Bains | France

Programme Committee
A. Abramo (CERN) | P. Albert (CERN) | B. Ball (CERN) | B. Barty (CERN) | J. Camparini (CERN) | D. Charbon (CERN) | G. Corbelli (CERN) | E. Dattari (CERN) |
F. Galante (CERN) | M. Goussard (CERN) | M. Hagan (CERN) | S. Higney (CERN) | P. Hirsiger (CERN) | M. Hryniewski (CERN) | M. J. Jones (CERN) | G. J. Leung (CERN) |
J. L. Rodriguez (CERN) | J. S. Hwang (CERN) | J. Kwon (CERN) | J. M. Lindberg (CERN) |


Organising Committee
G. Corbelli (CERN) | J. Camparini (CERN) | J. S. Hwang (CERN) | J. M. Lindberg (CERN) |

Registration and further information: <https://indico.cern.ch/event/520790> or ecfa@lhc.ch or www.lhc.ch

ATLAS CMS LHCb ALICE

Modules

- ✓ Baseline is the well understood hybrid pixel module concept
 - 50x50 or 25x100 μm^2 sensor, both compatible with 50x50 μm^2 electronics cell.
 - 3D and planar considered for innermost layers, planar in the other layers and disks
 - 1 or 2-chip modules (inner) and 4-chip modules (outer and disk)
- ✓ Modules components:
 - FE chip
 - Sensor: 3D, planar, CMOS
 - Interconnection



Readout chip

→ Luigi Gaioni:
RD53 Status and plans



- ✓ Joint effort among CMS-ATLAS communities to deliver a large scale front-end ASIC prototype for Pixel-Phase 2 detectors.
- ✓ Full scale prototype **RD53A** will be submitted on **March 2017**:
 - 65nm design
 - Matrix of 400x192 pixels 50x50 μm^2 , $\sim 2 \text{ cm}^2$
- ✓ Two small 64x64 pixel matrix **prototypes** already finalized
 - **FE65-P2** (Received on Dec 2015)
 - **CHIPIX65** (Submitted July 2016)



- ✓ ATLAS chip: **RD53B-ATLAS** submission planned for **Q1-2018**
 - Considered the possibility for two iterations in the schedule
- ✓ Deal with trigger schema for ATLAS to be finalized within 2016 (two hardware triggers: **L0** 2-4 MHz in 2 μs , **L1** 0.6 MHz with Track trigger input 25 μs in total)
 - **Outer pixel**: readable at L0 rate → usable by Track trigger
 - **Inner pixel**: L0 for fast clear & 600 kHz L1 for readout
- ✓ Electrical transmission over 5-7 m, 5 Gb/s looks possible.

→ Jared Adelman:
**Track trigger in
ATLAS at HL-LHC**

- ✓ 3D technology has been proven to be reliable with the IBL detector, and more recently in AFP and PPS. It is the **baseline for the innermost layers**, thanks to excellent radiation hardness at low operational voltages and moderate temperatures with low power dissipation.



$\epsilon = 97\%$ at 170V for fluence $1 \times 10^{16} n_{eq}/cm^2$
power dissipation of **11** mW/cm² at -25C

Sensors: 3D





→ Gianfranco Dalla Betta
Small pitch 3D devices

- ✓ The main challenges are the design of small cells and thinner substrate; production rate and yield should be regarded as critical issues.
 - Columns of 5-8 μm diameter alternately n- and p-type doped
 - Single sided process, thin 50-200 μm thick thanks to support wafers
 - Slim edges of 15-150 μm , even active edges sensitive up to the physical edge
 - Steady progress on 50 x 50 μm^2 & 25 x 100 μm^2 pixel design
 - Sintef, FBK and CNM making devices: moving at RD53A-prototypes

Test with FEI4 50x250 μm^2 cell size, clustering is tricky!

CNM

Small pitch sensors, 230 μm thick:
Tested in TB before irradiation (eff = 97% for perp tracks)
being tested now after irradiation.






Sensors: 3D

→ Gianfranco Dalla Betta
Small pitch 3D devices

- ✓ The main challenges are the design of small cells and thinner substrate; production rate and yield should be regarded as critical issues.
 - Columns of 5-8 μm diameter alternately n- and p-type doped
 - Single sided process, thin 50-200 μm thick thanks to support wafers
 - Slim edges of 15-150 μm , even active edges sensitive up to the physical edge
 - Steady progress on $50 \times 50 \mu\text{m}^2$ & $25 \times 100 \mu\text{m}^2$ pixel design
 - Sintef, FBK and CNM making devices: moving at RD53A-prototypes

FBK

Small pitch sensors, 130 μm thick:
Tested on TB in Aug.



Sensors: Planar


- ✓ Main challenges are **low cost for the outer radii** and **radiation hardness, thermal runaway, material budget in the inner radii**.
- ✓ Achievements:
 - Technology **n-on-p**
 - Different **vendors** (Cis, Advacam, MPG-HLL, FBK, HPK, ..) and interconnection technologies for thin planar pixel sensors investigated in a **thickness** range (50-200) μm .
 - **50x50 μm^2** pixel test structures demonstrated
 - Good **hit efficiencies up to the physical perimeter** of the devices obtained with (100-150) μm thin active edge sensors
 - FE-I4 modules with 100 μm thin sensors found to deliver 97% hit efficiency at a fluence of at $\Phi=1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ for a moderate bias voltage of 500 V.
 - 4-chip modules have been built and inter-chip distances, in the range of 180-280 mm, tested
 - First RD53-P2 are in test; RD53A compatible sensors already produced.

Sensors: Pla

✓ Main challenges are hardness, thermal

✓ Achievements:


- Technology n-on-p
- Different vendors and interconnection a thickness range
- 50x50 μm^2 pixels
- Good hit efficiency obtained with (1



Efficiency at $5 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$ vs thickness:
The thinner sensor performs the best \rightarrow 100 μm



Efficiency for 100 μm vs fluence:
Significant lower efficiency at 200-300 V; similar 97% at 500 V.



• FE-I4 modules with 100 μm thin sensors found to deliver 97% hit efficiency at a fluence of at $\Phi=1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ for a moderate bias voltage of 500 V.

• 4-chip modules have been built and inter-chip distances, in the range of 180-280 mm, tested



• First RD53-P2 are in test; RD53A compatible sensors already produced

Sensors: Pla


✓ Main challenges are hardness, thermal

✓ Achievements:

- Technology n-on-p
- Different vendor interconnection a thickness range
- 50x50 μm^2 pixels
- Good hit efficiency obtained with (1



Efficiency fluence. Significant lower efficiency at 200-300 V; similar 97% at 500 V.



• FE-I4 modules with 100 μm thin sensors found to deliver 97% hit efficiency at a fluence of at $\Phi=1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ for a moderate bias voltage of 500 V.

• 4-chip modules have been built and inter-chip distances, in the range of 180-280 mm, tested


• First RD53-P2 are in test; RD53A compatible sensors already produced.

Sensors: Planar

✓ Main challenges are low cost for the outer radii and radiation hardness, thermal

✓ Achievements:


- Technology n-o
- Different vendor interconnection a thickness ran
- 50 μm pixel tes
- Good hit efficien obtained with (
- FE-I4 modules efficiency at a f voltage of 500



- 4-chip modules have been built and inter-chip distances, in the range of 180-280 mm, tested.
- First RD53-P2 are in test; RD53A compatible sensors already produced.

Interconnections


- ✓ Traditional bump bonding is the baseline. Still several challenges:
 - Minimum pitch 50 μm , but **density X5** with respect to best achieved (IBL) on a relatively **large chip surface** ($\sim 4 \text{ cm}^2$) and **large wafer size** (ROC 12").



Interconnections


- ✓ Traditional bump bonding is the baseline. Still several challenges:
 - Minimum pitch 50 μm , but **density X5** with respect to best achieved (IBL) on a relatively **large chip surface** ($\sim 4 \text{ cm}^2$) and **large wafer size** (ROC 12").
 - **Low material** in electronics and sensor mainly for the innermost layers.

Use Indium and thermo-compression at low T (Selex, HPK)



*Thin electronics – 100 μm
Source scan (Selex)*

Thin ROIC bow during solder reflow process \rightarrow Results in many open bumps




*Thin Electronics – 200 μm
Disconnected pixel map, due to ROIC bow during solder reflow at 260C*

Interconnections


- ✓ Traditional bump bonding is the baseline. Still several challenges:
 - Minimum pitch 50 μm , but **density X5** with respect to best achieved (IBL) on a relatively **large chip surface** ($\sim 4 \text{ cm}^2$) and **large wafer size** (ROC 12").
 - **Low material** in electronics and sensor mainly for the innermost layers.

How to live with solder bumps and possible bow:


IZM: Temporary wafer bonding of thinned 150 μm ROIC to thick glass support wafer. Laser debonding after flip-chip. Used for IBL.



Backside compensation layer to counteract bow from front side stack (HPK, CEA LETI)



Stress Compensation Layer (SLC) applied on thinned wafer backside




Interconnections

- ✓ Traditional bump bonding is the baseline. Still several challenges:
 - Minimum pitch 50 μm , but **density X5** with respect to best achieved (IBL) on a relatively **large chip surface** ($\sim 4 \text{ cm}^2$) and **large wafer size** (ROC 12").
 - **Low material** in electronics and sensor mainly for the innermost layers.
 - $\sim \text{X7}$ production scale with respect to ATLAS Pixel detector


- ✓ *Qualify several vendors with survey market and preproduction: 2017-2018.*
- ✓ *Also decouple bump deposition and flip-chip (we can partially do it in-house).*
- ✓ *Reduce cost and increase production speed. Exploring solutions:*
 - **UBM at sensor foundry (CIS, HPK, MICRON, ADVACAM ...)**
 - **Chip to Wafer bonding** → Requires TVSSs

Interconnections: CMOS






→ F. Huegging talk
**CMOS Pixel development
 for HL-LHC**



✓ Exploring evolution of the default module concept:



If a reliable solution will be available in time, it will be used in the outermost layer to minimize cost and production time.




*Hybrid pixel with
 passive CMOS sensor*

*Hybrid pixel with
 active CMOS sensor*


Fully monolithic

ITk Pixel timeline: close future

- ✓ In the last two years focus on finalizing the layout for the TDRs.
 - It is important also to have the community behind it.




ITk Pixel timeline: future



P. Morettini – Itk Week – 16 Sep 2016

ITk Pixel timeline: future



P. Morettini – Itk Week – 16 Sep 2016


spare

Sensors: Planar

✓ Main challenges are low cost for the outer radii and radiation hardness, thermal runaway

✓ Achievements:

- Technology n-on-p
- Different vendors (Cis, ...) interconnection technology a thickness range (50-200 μm)
- 50x50 μm^2 pixel test structures



• Good hit efficiencies up to the physical perimeter of the devices obtained with (100-150) μm thin active edge sensors

• FE-I4 modules with 100 μm thin sensors found to deliver 97% hit efficiency at a fluence of at $\Phi=1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ for a moderate bias voltage of 500 V.

• 4-chip modules have been built and inter-chip distances, in the range of 180-280 mm, tested


• RD53A compatible sensors with SOI technology.

Sensors: Planar

- ✓ Main challenges are low cost for the outer radii and radiation hardness, thermal stability, and high rate capability

- ✓ Achievements

- Technology
- Different interconnect technologies
- 50% reduction in cost
- Good performance with low noise
- FE-3000




at a fluence of at $\Phi=1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ for a moderate bias voltage of 500 V.

- 4-chip modules have been built and inter-chip distances, in the range of 180-280 μm, tested
- First RD53-P2 are in test; RD53A compatible sensors already produced.


Data transmission and rates

- ✓ Preference to place optical conversion stages in a relatively accessible area, i.e. more than 5-9 m from the detector.
 - It means we need a low mass copper solution.
 - Several prototypes are under test, including controlled impedance flex lines, twisted pairs, micro-coaxial cables


Flex cables



Micro twisted pairs





Twinax




- ✓ In the range 5-7 m, 5-6 Gb/s looks possible, provided error correction algorithms and pre-emphasis are used: design of TX section in the FE chip must be tuned for the specific transmission line in use.

B field



Sensors: 3D

→ Gianfranco Dalla Betta
Small pitch 3D devices



FBK layout, NIMA 824 (2016) 386

