



LHCb-INT-2015-XYZ
November 24, 2015

VELO Upgrade Engineering Design Review

Microchannel substrate

Prepared by,
Malcolm John, Matthew Brock
for the VELO upgrade project.

Reviewed by,
Alessandro Mapelli, Eric Thomas

1 Scope

Given the decision to implement microchannel cooling, this review should consider whether it is demonstrated that the main concerns relating to the concept of microchannel cooling has been addressed and thus if the proposed design of the substrate is ready for entering an ordering process. The design features considered here are:

- The dimensions of the substrate
- The channel dimensions and the circuit
- The metallisation pattern
- Assessment of remaining risk factors

2 Introduction

The VELO upgrade TDR [1] describes the decision to replace the current silicon-strip based vertex detector with a pixel system based on the Timepix family of pixel chips and to be capable of reading out the detector at 40MHz. A longstanding technical challenge for the adoption of pixel detectors is the ability to cool the active elements without introducing considerable material in the acceptance of the experiment. This is particularly acute at LHCb where the pixel detectors are in a vacuum where convection is impossible and cooling by contact conduction is required. Furthermore the power output of the inner-most chips, which see the most flux of particles, is calculated to be $1.3\text{W}/\text{cm}^2$. Each module has 12 chips (of varying flux and power dissipation) as well as two timing and control chips. The total module power dissipation is expected to be 28.4W.

The VELO project has identified microchannel cooling as the preferred technology choice combined, for the first time, with bi-phase CO_2 as the circulating coolant. This choice has excellent thermal efficiency, the absence of thermal expansion mismatch with silicon ASICs and sensors and a low contribution to a material budget. The obvious challenge facing this concept is the fabrication of small channels inside a silicon wafer and that the mechanical resistance of the bulk material is sufficient to withstand the high pressures typical of a bi-phase CO_2 refrigeration system. The first demonstration of CO_2 in microchannels is reported in Ref. [2] and further demonstrations of pressure tests and fatigue tests are found in Ref. [3].

The benefit of evaporative CO_2 cooling can be appreciated by inspecting the pressure-enthalpy (P-H) diagram reproduced in Fig. 1 where a simple refrigeration cycle is illustrated. With a base temperature in the chiller of -35°C it is anticipated that the microchannel

35 substrate outlet temperature will be -30°C with a pressure close to 14bar. To maintain
 36 sufficient mass flow, a differential pressure of 4bar is needed thus the steady-state opera-
 37 tional pressure is under 20bar. The P-H diagram also shows that an liquid-phase ambient
 38 temperature start-up requires CO_2 at 60-65 bar.




Figure 1: Pressure-enthalpy diagram for CO_2 with an indicative cycle for the LHCb microchannels. The anticipated cooling cycle is driven by the pump which drives the pressure in the system up, about 5bar from (a) to (b). CO_2 is transferred to the detector where a preheater prepares the CO_2 in a state close to boiling. The sudden drop in pressure at the the end of the restrictions (c) triggers boiling. The remaining length microchannels absorb the heat via latent heat of evaporation out to (d) after which the bi-phase fluid flows back to the chiller which returns the CO_2 to a liquid phase at (a). The dashed line highlights boiling at 60 bar and 22°C .

39 **3 Module design**

40 The overall design of the VELO has 52 modules, 26 in each of hemisphere left and right of
 41 the beam line. These planar modules are oriented vertically and distributed parallel to the
 42 beam axis in such an manner to achieve $> 99\%$ track-finding efficiency over the acceptance
 43 of the LHCb spectrometer [4]. All modules should be identical to manufacture, thus the
 44 x - y projection of modules placed on the left baseplate in the final assembly is identical to

45 one the right baseplate, save for a 180° rotation around the beam axis. In compliance
46 with this design axiom, a single of microchannel substrate design is presented here.

47

48 Fig. 2 shows the concept of a module in an assembled position and from which
49 one can see the microchannel plate forms the central core of the module on which
50 electrical circuitry, referred to as the *hybrid* and the ASIC chips (not shown) are attached.
51 CO₂ is provided to the microchannel substrate via single connector connected to input
52 and output capillaries. Mechanical support is provided by a carbon fibre *hurdle* con-
53 sisting of two stiff rods and an adjoining flat section to which the cooling connector is glued.

54




Figure 2: Illustration of a module in its final configuration a the left baseplate. The microchannel substrate (blue) is underneath the electrical circuitry (black) which is connected to long data cables (green). The CO₂ is supplied via a soldered connector (shown here as a U-shape).

55 Fig. 3 shows the microchannel substrate and hybrid assembly from both sides. The
56 hybrid is designed to that must navigate around the cooling connector to route power,
57 control signals, data and high voltage from the outer edge of the module to the ASIC
58 chips clustered around the beam. The dominant sources of heat per face are:

- 59 • six ASIC chips, grouped into two blocks of three, shown in red in the diagram;
- 60 • one GBLD on each side, consuming 300mW.

61 The power dissipation is expected to be 28.4W from the front-end electronics and a
62 negligible output from everything else.




Figure 3: Hybrids and ASICs (red) are glued to both sides of the microchannel substrate as well as a timing and control chip (orange). A glued reinforcement opposite side to the fluidic connector is also shown.

4 Timeline for tendering and production

It is anticipated that call for tender can be launched shortly after the EDR assuming that any iterations to the design are quickly implemented. The invitation to tender will be issued by the grant-holding institute, Manchester, administered by the the LHCb-UK project manager. The tender must the procurement rules of the Official Journal of the European Union in which the notice to tender must appear. At least 35 days must be allowed from dispatch of the notice to receipt of tenders. Requests for additional information must arrive 10 days before the closing date and we are obliged to provide requests for additional information to tenderers at least 6 days before the final date of receipt of tenders. We would require that the quote we valid for at least 90 days from receipt and we envisage placing the order promptly within that window.

It is envisaged that 8-12 preproduction prototypes will be ordered with a six-month delivery time.

5 Suppliers

Conversation has been held with two suppliers, *LETI* in France and *Southampton Nanofabrication Centre* in the UK. Other companies like *CSEM* in Switzerland and *IZM* in Germany are known to be active in this area. Small samples, made from bonding a silicon wafer with embedded microchannels to an second wafer have been acquired from both LETI and Southampton and demonstrated pressure resistance of at least 250 bar and some as high at 700 bar. This should be compared to a burst-disk pressure of in the final system of 100bar.¹

¹For operation at -30°C the pressure is below 20 bar but values as high as 70 bar are possible during warm start-up at 20°C .




Figure 4: Prospective process flow. (1) Microchannels are etch, in a two stage process, by DRIE before direct bonding to a second wafer. (2) Both faces are ground to a required thickness and metal patterns deposited. (3) Entrance slits are cut by DRIE.

84 The fabrication is expected to be similar whichever supplier is chosen and it illustrated
 85 in Fig. 4.

- 86 • The process starts with the *Dry-Reactive-Ion Etching* (DRIE) of microchannels using
 87 a technique of alternate application of plasma-etch and deposition of a passivation
 88 layer. The process is patented by Bosch and can achieves vertical walls to within

89 a few degrees. Two depths of channel are desired so this etching needs two stages
90 with a where the shallower channels are masked during the first stage.

91 • The microchannelled wafer is then direct-bonded to another wafer before being
92 ground down to a suitable thickness. A high-temperature ($\sim 1000^\circ\text{C}$) annealing
93 step lasting several hours follows which improve the bond strength and can release
94 internal tension in the structure.

95 • Metal patterns are applied. A large metal pattern is needed for the solder connection
96 of the as well as alignment marks for the subsequent module assembly.

97 • The entrance holes are DRIE-etched before the device is cut from the wafer.

98 The accuracy of the fabrication is vital as the entrance holes are on the opposite wafer to
99 the microchannels which are only a few-10s of microns wide. Any alignment marks added
100 during the microchannel etching need to be transferred from face-to-face during the grinding
101 step. Nevertheless, prototyping studies (albeit without a grinding step) have shown this
102 to be well controlled, see Fig. 5.



Figure 5: Photograph of a prototype showing the alignment of the DRIE-cut entrance slits (oval, in focus) and the beginning of the microchannel (elongated dark feature, out of focus).

6 The dimensions of the substrate

The thickness of the substrate is governed by a compromise of three factors:

- the wish to minimise the thickness and thus the material budget. for comparison, the thickness of the ASIC-sensor assembly is $400\mu\text{m}$.
- the necessity to be sufficiently thick to withstand the internal pressure of boiling CO_2 . Typical operation pressures when cold will be 14-20 bar but during a warm start-up pressures around 70bar should be anticipated. The cooling circuit will be protected by burst disks, likely 100bar.
- that the mechanical strength of the large substrate is sufficient to withstand shipping, assembly and installation

Studies of the rupture pressure of silicon versus applied fluidic pressure, reported in [3] demonstrate the the inherence pressure resistance of $140\mu\text{m}$ of silicon, for a $200\mu\text{m}$ wide channel gives a safety factor of at least four and is thus not considered a critical factor. Thus the baseline design is $400\mu\text{m}$ as there is little motivation to be thinner than the ASIC-sensor assembly and this thickness gives a $140\mu\text{m}$ cap on either side of $120\mu\text{m}$ microchannels. The mechanical integrity is considered further in Sec. 9.

The angular shape of the device is dictated by the ASICs rotation by 45° (x - y plane) with respect to the module support. This design feature is desired as it makes the approach to the RF-foil during installation safer and the closing procedure during physics running more symmetric.

The overall envelope is shown in Fig. 6. The angular shape is dictated by financial need to fit two devices onto one 8-inch wafer leaving a 5mm gutter between the two devices and a 5mm gutter around the edge of the wafer.

A critical design feature is the the internal corner which is of large radius of curvature to minimise it being a concentration point of mechanical stress. A radius of curvature of 5mm matches the retraction of the inner substrate edge with respect to the inner ASIC edge.

The presence of an internal corner presents a difficulty for the dicing the wafer after processing. Standard saw-dicing, which performs complete cuts across a wafer, is physically impossible. Cutting with a pulsed laser has been used repeatedly for mechanical prototypes but it leaves a jagged edge, prone to splinter. The preferred solution is to use DRIE processing to etch away all but one straight edge of the outer envelope of the device. Such a step would require the temporary attachment of a third wafer to sit under the bonded assembly to protect the equipment from the plasma once full penetration is achieved.




Figure 6: The dimensions of the proposed device. Inset: two devices imaged on an 8-inch wafer.

7 Channel layout

140

141 The spacing of microchannels is optimised by thermal simulation using ANSYS. An heat
 142 source producing 1 W/cm^2 is simulated on one side of the substrate. The embedded
 143 microchannel dimensions are $200\mu\text{m} \times 120\mu\text{m}$ and placed at $700\mu\text{m}$ pitch ($500\mu\text{m}$ spacing).
 144 At this distance the ΔT from heat source to coolant is under 1°C , see Fig. 7.

145

146 A race-track circuit is laid out to pass under all ASIC chips and the GBLD
 147 chip, see Fig. 8. Nineteen parallel tracks at $700\mu\text{m}$ pitch provide sufficient surface
 148 coverage. The spacing changes from $700\mu\text{m}$ pitch in two places. (1) Under the GBTx
 149 chip, the spacing is increased to $990\mu\text{m}$ to pass under all of the wide chip. (2) At the
 150 entrance and exit the spacing decreases to $450\mu\text{m}$ to reduce the size of the fluidic connector.

151




Figure 7: ANSYS simulation of $200\mu\text{m} \times 120\mu\text{m}$ microchannels at $700\mu\text{m}$ pitch with a heat source on one face. Colour scale is in temperature in degrees.





Figure 8: The microchannel route under the various chips.



152 The microchannels run along the inner rim of the substrate with a 1mm distance to the
 153 edge. As this is twice the distance from one microchannel to the next, and the inherent
 154 strength of the silicon bulk is demonstrated to be strong enough to resist the likely
 155 maximum pressure (by an order of magnitude), this distance to the edge seems conservative.

156
 157 Microchannels of reduced cross-section are used at the beginning of the circuit to
 158 even the flow and trigger boiling at the orifice into the main microchannel. Assuming
 159 laminar flow and a simple tube model, pressure drop is proportion to length and
 160 inversely proportional to the square of the cross-sectional area. Thus for $200\mu\text{m}\times 120\mu\text{m}$
 161 main channels and $60\mu\text{m}\times 60\mu\text{m}$ restrictions that are just 10% of total length, the
 162 ΔP in the restrictions will be a factor five higher than in the main microchannel.
 163 Thus, as long as the restrictions are of equal length, even flow across the nine-
 164 teen parallel channels can be ensured. Furthermore, as bends in fluidic transfer is a
 165 source of pressure drop, the same bend-radius is used for every microchannel at each corner.

166
 167 The circulating CO_2 enters and leaves the device though a series of small holes etched
 168 in the top wafer of the substrate. The holes are oval to avoid internal corners wherever
 169 possible. The width of each hole matches that of the microchannel it connects to. This
 170 means the entry holes are $60\mu\text{m}$ wide and the exit holes $200\mu\text{m}$ wide,² see Fig. 9.




Figure 9: Focus on the entry and exit holes.

²The entry hole may need to be enlarged, without serious consequence if the simultaneous DRIE fabrication of these holes requires them to be of more similar lateral dimensions.

171 **Background: demonstration of cooling capacity and realistic ΔP**

172 A full-size prototype of a microchannel network has been fabricated in a silicon-pyrex (as
173 opposed to silicon-silicon) and tested with circulating CO_2 and a set of heaters designed to
174 mimic the head load of a final module. The mass-flow through the circuit and the outlet
175 temperature are measured as a function of applied power. It is seen that over 60W is
176 dissipated before the temperature of the outlet fluid becomes unstable, indicating a risk of
177 dry-out. A measurement of mass flow through the device, and knowledge of latent heat,
178 the maximal theoretical cooling power can be calculated and thus the vapour quality of
179 the coolant is inferred, see Fig. 10. The conclusion is that 60W of heat, which is over twice
180 the required cooling capacity, can be sunk with a mass-flow of roughly 0.3 g/s at -30°C .
181 Fig. 11 (taken from Ref. [5]) show a study for this circuit of mass flow versus the applied
182 differential pressure with various heat loads applied. A standard operating point of $\Delta P=4$
183 bar is anticipated.



Figure 10: A Labview plot of showing, as a function of time, the power dissipated into a prototype microchannel substrate during stable running of the cooling circuitry (white graph). It also shows the maximum cooling power possible calculated from a real-time measurement of the mass-flow and knowledge of the latent heat of CO_2 . A maximum vapour quality of $\sim 80\%$ is inferred.

184 **8 Metallisation**

185 The main need of metallisation is to provide a wettable contact for the soldering the
186 fluidic connector. A 3.5mm wide region is defined around two apertures that contain the
187 19 entry and exit holes of the microchannel substrate. The two apertures are separated by
188 3.5mm and there is $100\mu\text{m}$ clearance from the inner edge of the aperture to the edge of
189 the exit holes. The clearance is larger for the entrance holes because the restrictions are




Figure 11: Plots of mass flow versus ΔP for various heat loads.

190 smaller than the main microchannels see Fig. 12. With $600\mu\text{m}$ exit holes, the total slit
 191 width is $800\mu\text{m}$. Each of the two non-metallised areas is 8.6mm long so the total force for
 192 20 bar pressure is 28N .

193




Figure 12: Dimensioned drawing of the connector metallisation.

194 The metallisation is a stack of three metals:

195 1. The first layer is 200nm of titanium layer, used for its adhesive reactiveness to the
 196 polished silicon surface.

197 2. The second layer is 500nm of nickel. This is the active material in the later soldering
 198 process.

199 3. The top layer is a protective 500nm gold plating to protect the the nickel underneath
200 from oxidising.

201 Use of gold for this purpose is common though the thickness suggested here is not. The
202 reasoning is that the soldered joint needs to be as void-less as possible and any weak spots
203 in a thinner gold-plating carries a risk. With *Southampton* a thicker 1000nm nickel layer
204 was attempted but was found not to be a stable deposition and the metal peeled off.³
205 However, in all soldering trials to date, there has been no evidence of systematics failure
206 to due to insufficient metallisation.

207 **Alignment marks**

208 It is expected that alignment marks (for the benefit of the module assembly) are deposited
209 during the same metal deposition as above. The location, size and nature of the alignment
210 marks is shown in Fig. 13. The position of the alignment marks is chosen to avoid being
211 covered by either the hybrid or the ASICs during the subsequent module assembly. The
212 style is designed to give an precise point, as defined by the centre of the circular feature,
213 and give an unambiguous orientation, as specified by the ‘L’-shape.

214 The fabrication of such alignment marks with the relatively thick metal deposition
215 described above has been tested with a supplier. The successful result is photographed in
216 Fig. 14. The figure also shows the clear visibility of the same mark, but made with plasma
217 etching which would seem a totally viable alternative should that bring cost advantage.

218 **Solder guides**

219 Extra markers are proposed around the footprint of the fluidic connector to allow visual
220 verification of the precise alignment of the solder connection. See Fig. 15.

³ Were thicker layers considered desirable, electrolytic nickel deposition would be required.




Figure 13: Top: the placement and style of the alignment marks on the connector face. Bottom: the placement and style of the alignment marks on the reverse face.




Figure 14: Left: a microscope image of an alignment mark fabricated from deposited metal. Right: the same alignment mark made by plasma etching.




Figure 15: Extra markers to for visual verification of connector alignment.

221 **9 Risk factors**

222 The wider risk of the use of microchannel cooling in an LHC experiment is beyond the
223 scope of this review document. Here, focus is placed on aspects of the design choices
224 that if wrong, will need a redesign, with all the delay and cost that it would require. It
225 is important to note that nearly all aspects of the design are locked in the early stages
226 of fabrication when the masks are made for the etching and metallisation. Thus it is
227 expected that the masks paid for as part of the pre-production series will be reused during
228 the main production. With this in mind, the following risks are identified:

229 **Robustness**

230 The baseline thickness is $400\mu\text{m}$, mainly from arguments of material budget.

231 For the R&D around 30 dummy devices have been cut to the desired angular shape
232 from mechanical-grade silicon wafers using a pulsed laser. Though an accurate log has not
233 been kept, anecdotally around half crack either in the cutting or in transport. Subsequent
234 handling has be very careful and the dummy devices are seen to have very little tolerance
235 to stresses out of the plane. A simple test, see Fig.16 demonstrates that it is not a
236 inherent problem with a $400\mu\text{m}$ wafer but perhaps the cutting process cause some warping
237 in the crystal lattice rendering the cut device more fragile.

238

239 If this is the case, the production devices may be considerably more robust because (it
240 is assumed) they pass through a long duration, high-temperature annealing step which
241 should release such stress. Nevertheless, the intended thickness of the substrate is a factor
242 that should be considered a risk.

243 **DRIE dicing**

244 Obtaining the final device by DRIE dicing has only been discussed with a supplier but
245 not demonstrated. If during the tendering process it is deemed impossible or prohibitively
246 expensive, laser cutting is the only option. Laser cutting is cleanest for a for a thinner
247 substrate.

248 **Creep**

249 The soldered joint must resist an internal pressure and thus there is, in principle, a
250 risk of long-term plastic deformation. Given the operational pressure is low ($< 20\text{bar}$)
251 and the connection will be held at a cold temperature (-30°C) it is hoped that this
252 risk is low.⁴ A simple longevity test is underway, see Fig. 16 where a 108N (11kg)
253 force is applied to a solder connector at room temperature (so 50o higher than the
254 operating temperature) for over a year, with not evidence of creep. The internal force

⁴Creep is very temperature dependant. It is thought that it vanishes for temperatures below half of the absolute melting temperature ($455/2=227\text{K}=-45^\circ\text{C}$)

255 of 20 bar of the non-metallised (thus assumed non-soldered) area inside the connector is 28N.

256

257 A possible safeguard is to introduce a screwed reinforcement from the cooling connector
258 to a second plate on the reverse face of the substrate. This requires holes to be made in
259 the substrate, presumably during the proposed DRIE dicing step. It has been observed
260 that holes made in mechanical dummies with laser cutting tend to be a failure mechanism
261 (meaning cracks often propagate to/from the holes). The preference is therefore not to
262 include holes in design, but this carries a risk of having no possibility of direct reinforcement.

263 Time

264 In targeting installation on the new VeLo by early 2020, the project planning calls for
265 pre-production module testing in the summer of 2016. This module, which is to be
266 equipped with ASICs and irradiated will be tested before launching the full complement
267 of substrates in 2016 Q4. The rolling production of qualified microchannel substrates
268 to the module construction run throughout 2017. All substrates are expected from the
269 supplier by Q2 or 2017 with the assembly and quality control at Oxford complete by the
270 end of that year. Thus there is a risk associated with any delay to the procurement of the
271 pre-production samples, though urgent studies can advance during the tendering process.




Figure 16: Left: A test of the intrinsic fragility of a 400 μ m wafer. Right: A longevity test of a solder joint.

272 **References**

- 273 [1] LHCb collaboration, *LHCb VELO Upgrade Technical Design Report*, CERN-LHCC-
274 2013-021. LHCb-TDR-013.
- 275 [2] A. Nomerotski *et al.*, *Evaporative co_2 cooling using microchannels etched in silicon for*
276 *the future lhcb vertex detector*, *Journal of Instrumentation* **8** (2013), no. 04 P04004.
- 277 [3] O. A. de Aguiar Francisco *et al.*, *Evaporative co_2 microchannel cooling for the lhcb velo*
278 *pixel upgrade*, *Journal of Instrumentation* **10** (2015), no. 05 C05014.
- 279 [4] T. Bird, M. Gersabeck, T. Head, and G. Lafferty, *VELO upgrade studies and layout*
280 *optimisations*, Tech. Rep. LHCb-INT-2014-044. CERN-LHCb-INT-2014-044, CERN,
281 Geneva, Nov, 2014.
- 282 [5] J. Buytaert, *Cooling performance of the Snake2 design*, Tech. Rep. Indico presentation.