


Some ideas for a tracking and timestamp pixel detector suitable for CLIC

**Rafa Ballabriga, Michael Campbell, Xavier Llopart,
Sami Vähänen**

CERN ESE

Outline


- **Assumptions for CLIC**
- **The effect of segmentation on performance (noise and jitter)**
- **The Timepix architecture and how it could be improved**
- **Low mass bump bonding**



Assumptions for CLIC

- ~312 bunches per train spaced by 0.5ns
- 50Hz bunch rate
- Pixel size $\leq 15 \mu\text{m}$
- Detector diameter 3cm
- Detector length ~20cm
- Physics hit occupancy ~20 hits/train
- Background ~2M hits/train
- Pixel occupancy on inner layer $\sim 10^{-2}??$
- Total power budget $\sim 100\text{mW}/\text{cm}^2$
- Power cycling allows at least x10 more during up time
- Each pixel records bunch number (or a multiple thereof) for a given train
- Full readout between trains


Geometry for readout chip bump-bonded to Si Sensor




Assumption for noise and jitter calculations

- **Constant power dissipation $1\text{W}/\text{cm}^2$**
- **70% of the power dissipated in the input stage (differential)**
- **Collection time must be faster than shaping time**
- **Charge sharing not taken into account**
- **The input transistor size is calculated for optimal ENC (Equivalent Noise Charge) for a given pixel size and shaping time**
- **First order CR-RC shaper**

System schematic





Noise equation

Noise Equation:

$$ENC^2 = (C_{det} + C_{inMOS})^2 \left[\frac{\overline{v}_{thermal}^2}{\tau_s} a_w + A_f 2\pi a_f \right] + \overline{i}_p^2 \tau_s a_p$$


$$\overline{v}_{thermal}^2 = 4KT\gamma \frac{1}{g_m}$$

Calculated from EKV model


$$A_f = \frac{K_a}{C_{ox}^2 WL}$$

$W = \text{Optimum } W (\text{Pixel Side})$

$L = 200nm$



Geometry for readout chip bump-bonded to Si Sensor (input capacitance)




$$C_{\text{DET}} = \varepsilon / x_D$$


$$C_{\text{padlin}} = 1 \text{ pF/cm}$$

$$C_{\text{pad}} = 50 \text{ fF (25 } \mu\text{m diameter pad)}$$

ε is the permittivity ($1.054 \cdot 10^{-12} \text{ F cm}^{-1}$ for Si) and x_D is the thickness of the depletion region (x_D equals $100 \mu\text{m}$ in the results presented in this report)




ENC as a function of shaping time



ENC as a function of the pixel side for different shaping times. ($1\text{W}/\text{cm}^2$, Si sensor $I_{\text{leak}} = 1\mu\text{A}/\text{cm}^2$)

Timing




- Triangular signal, $Q_{in}=7000e^-$

$$Jitter(ns) = \frac{ENC \cdot \tau_s}{Q_{in}}$$


$$Flux_{max} = \frac{1}{10\tau_s PixelSide^2}$$


Giovanni Anelli, FEE 2006 Perugia




Jitter

$$Jitter(ns) = \frac{ENC \cdot \tau_s}{Q_{in}}$$






Timepix Pixel Schematic




Analog

Digital



Area use in Medipix3 pixel




Area pixel: $55 \times 55 \mu\text{m}^2$

Preamplifier $\sim 1/8$ pixel surface

Analog part $\sim 30 \times 30 \mu\text{m}$ (if charge summing is not needed)

(130nm IBM CMOS process)

1. Preamplifier
2. Shaper
3. Two discriminators with 4-bit threshold adjustment
4. Configuration bits
5. Arbitration logic for charge allocation
6. Control logic
7. Configurable counter.




CLICpix readout architecture

- **Pixels 15 μm x 15 μm**
- **65nm technology or less**
- **Matrix 1024 x 1024 pixels**
- **1W/cm² analog on power (100mW/cm² DC)**
- **Each pixel records bunch number (or multiple thereof)**
- **Timing precision 10ns or better**
- **ToT in each pixel**
- **All data read out at end of train**

Assembly


- Hybrid pixel with thinned readout chip (50 μ m thick) and thin sensor (100 μ m thick)
- Carbon nanofibre bumps
- Carbon nanofibre heat sink

Carbon Nanofiber*



- Electromigration occurs at $>10^6$ A/cm²
- 100 % Yield
- diameter of 20-200 nm
- height from 50 nm-3 μ m
- Compatible with CMOS-processes

Unique Control



Smoltek's technology enables control of the morphology and properties of carbon nanofibers