



# A new web Slow Control & Monitoring system featuring SRS ZeroSuppression implementation

StefanoC\*, S. L. Goentoro F. Costa, A. Zybel

\*on behalf of FIT team




# The antefact: CMS Muon Upgrade



CMS detector: designed to detect and reconstruct muons with best precision

Phase-II CMS needs handles to cope with high rate between LS2 and LS3, the higheta region (highest rate) is not detector redundant as all other regions.

CMS needs to increase robustness at high-eta





# The antefact: CMS Muon Upgrade



CMS detector: designed to detect and reconstruct muons with best precision

Phase-II CMS needs handles to cope with high rate between LS2 and LS3, tracking trigger won't be installed until ~2023

### High eta region has vacancies after LS1

- Good opportunity to install new GEM detectors,
- Original foreseen RPC design is not sustainable at high rates

### High eta region requires mature technology

- High rate capability O(MHz/cm²)
- Good time resolution: triggering
- Good spatial resolution O(100μm): tracking

### Objectives of GEM Muon Upgrade

- Sustain triggering at current thresholds up to |η|=2.4
- Increase offline muon identification coverage to  $|\eta|=3.5-4$
- Maintain existing envelope by preventing or addressing aging effects



# 



#### GEM DETECTOR PRODUCTION FOR THE CMS HIGH-ETA UPGRADE

Flexible detector production schema, construction load balanced among several assembly sites: (INFN-Frascati, INFN-Bari, FIT, GHENT, SEOUL, BARC).

#### WHY SRS?

- SRS has been chosen by the collaboration and being implemented in all CMS GEM assembly sites to perform detector gain uniformity with APV25.
- A single GE11 detector has >3k channels, SRS is a cost-effective readout system featuring also a great support by CERN RD51.
- SRS is adopted for the crucial task of commissioning and validation of detector performance before installation at CMS.

#### WHY NEW SOFTWARE TOOLS?

- Production sites needs:
  - Common hardware/software/procedures.
  - CMS and detector customized software features/protocols.
  - → Development of Slow Control and Monitoring system **SCRIBE** (but flexible enough to be adapted/customized by other groups..)
- Introduction of ZeroSuppression feature is mandatory to reduce file dimensions and CPU analysis time.
  - → Development of analysis framework compatible with ZeroSuppression AMORE ZS



## Configuring/data-taking of the SRS in a nutshell (1/2)



#### Requirements for CMS GEM detector assembly sites

- Tool easy to use, quick learning curve
  - 1) During detector mass production no time for manual file editing and/or complex procedures, no time for recovery of bad configurations/runs.
  - 2) Data-taking often performed by students, no time for expert training.
- Zero Suppression is needed to reduce file dimensions and CPU analysis time
  - 1. Gain uniformity for all 3k strips mean ~15M events, without ZS rawfiles >>100T
  - 2. Assembly sites do not have cluster for data-analysis, AMORE has to run on a simple pc
- Light, modular x-compatible, open-source
  - 1) All software should be like that isn't??

#### 1) SCRIBE (Slow Control and Run Initialization byte-wise environment

- Graphical interface works through dynamic web-app
  - Multi-client, x-platform, x-device
  - Easy to learn (self-explained)
  - Some immediate feedback with real-time plots


#### 2) AMORE ZS

- AMORE is the analysis framework that processes the rawdata files, we developed an adapted dataunpacker to understand new rawdata file structure. The new AMORE features:
  - Same output files as before (seamless)
  - No pedestal needed
  - Reduced CPU time needed for processing time (x100 faster)



### Configuring/data-taking of the SRS in a nutshell (2/2)





#### **SCRIBE MAIN TASKS**

- Easy change/check/monitor one or more register values.
- Easy data-taking


#### **AMORE ZS MAIN TASKS**

- Easy data-analysis
- Production of the smallest possible rootfile out of the DATE rawfile




# SRS developments at FIT: SRS stable setup for detector gain uniformity





# SRS developments at FIT:


SRS experimental setup for detector gain uniformity







SCRIBE
Slow Control and Run Initialization byte-wise environment









### Slow Control & Run Initialization Byte-wise Environment



General SRS system ADC Card APV Application Regi	sters APV Hybrid Registers APZ Registers ZS PEDESTALS DAQ				
Settings and Utility tools					
Elog hostname: localhost Elog port: 8080 User: Default	□ Automatic Elog Save values				
Computer Eth0: 163.118.204.139  Elog server settings for time capsule of all values of SRS					
Computer ethernet cards  Eth1 10.0.0.3  Computer ethernet cards  (executed automatically any user writes any register)					
Online Monitor/Control General settings of SRS	SRS FECs Total number of FEC in the setup				
SRS System Port: 6007 ADC Card Port: 6519 APV Application Registers Port: 6039 APV Hybrid Registers Port: 6263 APZ Register Port: 6040  Initialize SRS	FEC IP: 10 0 0 2 FEC number 1 FEC IP: 10 0 9 2 FEC number 2 FEC IP: FEC number 3 FEC IP: FEC number 3				
System FEC APV AR APV H APZ Save SRS Message  ["Run 33 stop "]	IP of each FEC to be monitored/controlled				


INFO MESSAGE: Configuration, data start/stop/SRS writing into registers, reading etc etc (This is shown on all pages so user knows the status/action takes)




















Genera	I SRS sy	ystem ADC	C Card AP	/ Application	n Registers   APV Hybrid Registers   APZ Registers   ZS PEDES	TALS DAQ
FEC: • 1	O 2 O 3 O	4 🔾 5				
["Run 12 s	started "]					
Address	(HEX) - Valu	ie to Write (HEX)	ReadBack value			
0	0xff Wi	rite value	0x41ff	HYBRID_RST_N	Reset pin for each HDMI channel. Valid low for the APV hybrid.	
1	0x0 Wı	rite value	0x43ff	PWRDOWN_CH0	Power-down control of the analog circuitry for the master path for each HDMI channel	
2	0x0 Wı	rite value	0x45ff	PWRDOWN_CH1	Power-down control of the analog circuitry for the slave path for each HDMI channel	
3	0x0 Wı	rite value	0x47ff	EQ_LEVEL_0	Equalization control (bit 0) for each HDMI channel	
4	0x0 Wı	rite value	0x49ff	EQ_LEVEL_1	Equalization control (bit 1) for each HDMI channel	
5	0x0 0x0	rite value	0x4bff	TRGOUT_ENABLE	Enables TRGOUT buffer for each HDMI channel	
6	0xff Wi	rite value	0x4dff	BCLK_ENABLE	Enables BCLK buffer for each HDMI channel	
Online help						
Register Bit         7         6         5         4         3         2         1         0           Corresponding HDMI cable         4         5         6         7         0         1         2         3						

















### Slow Control & Run Initialization Byte-wise Environment



		ADC Card	<b>APV Application Registers</b>	<b>APV Hybrid Registers</b>	APZ Registers ZS
PEDESTA	LS DAQ				
FEC: ● 1 ○	FEC: ● 1 ○ 2 ○ 3 ○ 4 ○ 5				
HDMI: ● 0	1 0 2 0 3 0 4	5 0 6 0 7		For APV register you	
APV   Maste	er O Slave			which HDMI and wh	nich chip to r/w

["Run 12 started "]

which HDMI and which chip to r/w (previous ports acted for every FEC)

Addre	ess (HEX)	– Value to Write (D	EC) ReadBack va	lue
0		Write value	0x6b00	ERROR
1	19	Write value	0x6b04	MODE
2	128	Write value	0x6b84	LATENCY
3	4	Write value	0x6b04	MUX_GAIN
10	98	Write value	0x6b00	IPRE
11	52	Write value	0x6b00	IPCASC
12	34	Write value	0x6b00	IPSF
13	34	Write value	0x6b00	ISHA
14	34	Write value	0x6b00	ISSF
15	55	Write value	0x6b00	IPSP
16	16	Write value	0x6b00	I_MUX_IN
18	100	Write value	0x6b00	ICAL
			0 01 00	V /DC D

#### **Online Help**







### Slow Control & Run Initialization Byte-wise Environment



General SRS system ADC Card APV Application Registers APV Hybrid Registers APZ Registers ZS PEDESTALS DAQ

FEC: • 1 0 2 0 3 0 4 0 5

HDMI: • 0 0 1 0 2 0 3 0 4 0 5 0 6 0 7

APV 

Master 

Slave

["Run 12 started "]

Pedestal	S
----------	---

Address		ReadBack value	
0	Write value		PED CH0
16	Write value		PED CH 1
32	Write value		PED CH 2
48	Write value		PED CH 3
64	Write value		PED CH 4
80	Write value		PED CH 5
96	Write value		PED CH 6
112	Write value		PED CH 7
4	Write value		PED CH 8
20	Write value		PED CH 9

#### Sigma

Address		ReadBack value	
80000000	Write value		PED CH0
80000016	Write value		PED CH 1
80000032	Write value		PED CH 2
80000048	Write value		PED CH 3
80000064	Write value		PED CH 4
80000080	Write value		PED CH 5
80000096	Write value		PED CH 6
80000112	Write value		PED CH 7
80000004	Write value		PED CH 8
80000020	Write value		PFD CH 9


This register holds pedestal data (at firmware level) so output data is zero suppressed, Here you could mask/unmask any channel on any chip for instance..

















["Run 12 started"]

### Slow Control & Run Initialization Byte-wise Environment



General SRS system ADC Card APV Application Registers APV Hybrid Registers APZ Registers ZS PEDESTALS DAQ

CONFIGURE AND RUN START/STOP

Rawdata folder /data
Rawdata filename gemsrs.raw
Update data path

Configure ZS

DATE ON Start run Stop run DATE OFF

Configure button will run a pedestal run then automatically save the data into the firmware and generated plots (shown previous slide)

Start/stop a run (DATE should be running),

For every run a zip file with register dump of SRS memories and pedestal data saved in the firmware are generated and saved (DB?). Also an elog is generated.

I.E:
gemsrs33.raw
gemsrs33\_ped.root
gemsrs dump.zip





### **AMORE ZS**



### **AMORE** features



#### **AMORE**

- Amore framework has been used to perform data analysis of CMS GEM detector (gain uniformity in lab and detector performance at test beams)
  - →Already existing knowledge/scripts that we like to continue to use
- We realized that the data unpacking is a small part of the AMORE code, we had the idea of
  just "rewriting" that part to make AMORE compatible with ZS data
  - Same output files
  - Input files smaller (100x)
  - CPU analysis time faster (>10x?)
  - No pedestal needed
  - DATE acquisition rate 2 FECs 24APVs: 2kHz stable (2,5MB/s room for higher rates..)

#### An Example for one of the dataset, taken a few days ago

- 100k events (~1min at 2kHz) [no SRU yet]
- 21 time bins
- File dimension: 170MB
- AMORE Analysis rate ~400Hz (~5min CPU time for 100k events)



### **Conclusions**



### SCRIBE+AMORE\_ZS

- SCRIBE allows:
  - a quick and easy configuration procedure featuring implementation of ZS
  - Monitoring of pedestals uploaded into the FECs, mask/unmask channels
  - Start data-taking and store them sequentially
    - Higher level functionalities easy to add (threshold, HV, latency scans)
- AMORE\_ZS allows:
  - Read ZS rawfiles and produce same output files as standard AMORE.
  - Faster analysis time is crucial during detector commissioning

FIT as CMS GEM assembly site is about to start a massive data-taking campaign to fully exploit the developed code, so far very exciting preliminary results!