

A new web Slow Control & Monitoring system featuring SRS ZeroSuppression implementation

StefanoC*, S. L. Goentoro F. Costa, A. Zybel


*on behalf of FIT team

The artefact: CMS Muon Upgrade

CMS detector: designed to detect and reconstruct muons with best precision

Phase-II CMS needs handles to cope with high rate between LS2 and LS3, the high-eta region (highest rate) is not detector redundant as all other regions.

CMS needs to increase robustness at high-eta



The artefact: CMS Muon Upgrade

CMS detector: designed to detect and reconstruct muons with best precision

Phase-II CMS needs handles to cope with high rate between LS2 and LS3, tracking trigger won't be installed until ~2023

High eta region has vacancies after LS1

- Good opportunity to install new GEM detectors,
- Original foreseen RPC design is not sustainable at high rates

High eta region requires mature technology

- High rate capability $O(\text{MHz}/\text{cm}^2)$
- Good time resolution: triggering
- Good spatial resolution $O(100\mu\text{m})$: tracking

Objectives of GEM Muon Upgrade

- Sustain triggering at current thresholds up to $|\eta|=2.4$
- Increase offline muon identification coverage to $|\eta|=3.5-4$
- Maintain existing envelope by preventing or addressing aging effects

GEM DETECTOR PRODUCTION FOR THE CMS HIGH-ETA UPGRADE

Flexible detector production schema, construction load balanced among several assembly sites: (*INFN-Frascati, INFN-Bari, FIT, GHENT, SEOUL, BARC*).

WHY SRS?

- SRS has been chosen by the collaboration and being implemented in all CMS GEM assembly sites to perform detector gain uniformity with APV25.
- A single GE11 detector has >3k channels, SRS is a cost-effective readout system featuring also a great support by CERN RD51.
- SRS is adopted for the crucial task of commissioning and validation of detector performance before installation at CMS.

WHY NEW SOFTWARE TOOLS?

- Production sites needs:
 - Common hardware/software/procedures.
 - CMS and detector customized software features/protocols.
 - Development of Slow Control and Monitoring system **SCRIBE** (but flexible enough to be adapted/customized by other groups..)
- Introduction of ZeroSuppression feature is mandatory to reduce file dimensions and CPU analysis time.
 - Development of analysis framework compatible with ZeroSuppression **AMORE ZS**

Configuring/data-taking of the SRS in a nutshell (1/2)

Requirements for CMS GEM detector assembly sites


- Tool easy to use, quick learning curve
 - 1) During detector mass production no time for manual file editing and/or complex procedures, no time for recovery of bad configurations/runs.
 - 2) Data-taking often performed by students, no time for expert training.
- Zero Suppression is needed to reduce file dimensions and CPU analysis time
 1. Gain uniformity for all 3k strips mean $\sim 15\text{M}$ events, without ZS rawfiles $\gg 100\text{T}$
 2. Assembly sites do not have cluster for data-analysis, AMORE has to run on a simple pc
- Light, modular x-compatible, open-source
 - 1) All software should be like that isn't??

1) SCRIBE (Slow Control and Run Initialization byte-wise environment)

- Graphical interface works through dynamic web-app
 - Multi-client, x-platform, x-device
 - Easy to learn (self-explained)
 - Some immediate feedback with real-time plots

2) AMORE ZS

- AMORE is the analysis framework that processes the rawdata files, we developed an adapted data-unpacker to understand new rawdata file structure. The new AMORE features:
 - Same output files as before (seamless)
 - No pedestal needed
 - Reduced CPU time needed for processing time (x100 faster)




SCRIBE MAIN TASKS

- Easy change/check/monitor one or more register values.
- Easy data-taking

AMORE ZS MAIN TASKS

- Easy data-analysis
- Production of the smallest possible rootfile out of the DATE rawfile

SRS **stable setup** for detector gain uniformity




GEM DETECTOR

2 * V1.1 ZS FECs
2 * V1.3 FECs


X-ray box for the
detector gain uniformity

SRS **experimental setup** for detector gain uniformity



SCRIBE

Slow Control and Run Initialization byte-wise environment



Configuring the SRS



Slow Control & Run Initialization Byte-wise Environment



General | SRS system | ADC Card | APV Application Registers | APV Hybrid Registers | APZ Registers | ZS PEDESTALS | DAQ

Settings and Utility tools

Elog
 Elog hostname: localhost Elog port: 8080 User: Default Automatic Elog Save values

Computer
 Eth0: 163.118.204.139
 Eth1 10.0.0.3 **Computer ethernet cards**
 Eth2

Online Monitor/Control

SRS FEC Ports

SRS System Port: 6007
 ADC Card Port: 6519
 APV Application Registers Port: 6039
 APV Hybrid Registers Port: 6263
 APZ Register Port: 6040

SRS ports (firmware coded)

Initialize SRS
 System FEC APV AR APV H APZ
 Save SRS Message

SRS FECs

Total number of FECs **Total number of FEC in the setup**

FEC IP:	10	0	0	2	FEC number 1
FEC IP:	10	0	9	2	FEC number 2
FEC IP:					FEC number 3
FEC IP:					FEC number 4
FEC IP:					FEC number 5

IP of each FEC to be monitored/controlled

Apply configuration

["Run 33 stop "]

INFO MESSAGE: Configuration, data start/stop/SRS writing into registers, reading etc etc (This is shown on all pages so user knows the status/action takes)

Configuring the SRS



Slow Control & Run Initialization Byte-wise Environment



General **SRS system** ADC Card APV Application Registers APV Hybrid Registers APZ Registers ZS PEDESTALS DAQ

FEC: 1 2 3 4 5

["Run 12 started "]

Select the FEC you want to read/write

Address (HEX) - Value to Write (HEX)	ReadBack value	
0 <input type="text"/> Write value	0x10f	Firmware version identifier
0 <input type="text"/> Write value	0xa07835	Local MAC address, vendor identifier part
0 <input type="text"/> Write value	0x465	Local MAC address, device identifier part
0 <input type="text"/> Write value	0xa000002	Local (FEC) IP address
0 <input type="text"/> Write value	0x1776	UDP port for data transfer
5 <input type="text"/> Write value	0x1777	UDP port for slow control
6 <input type="text"/> Write value	0xa078	Delay between UDP frames.
7 <input type="text"/> Write value	0xa078	DATE flow control parameter. Experimental.
<input type="text"/> Write value	0xffff	Control register. Reserved!
<input type="text"/> Write value	0xa078	Control register. Reserved!
<input type="text"/> Write value	0xa00000	Control register. Reserved!
<input type="text"/> Write value	0xaa42	Control register for the DTCC link (only with DTC fw)
0c <input type="text"/> Write value		Main clock selection register
0d <input type="text"/> Write value	2	Main clock status register (read/only)
0e <input type="text"/> Write value	0x0	reserved
0f <input type="text"/> Write value	0x1102	FW version register (hardwired read-only)

Value to be written

Register Explanation

Register address

Readback value

Write button

Configuring the SRS



Slow Control & Run Initialization Byte-wise Environment



[General](#) |
 [SRS system](#) |
 [ADC Card](#) |
 [APV Application Registers](#) |
 [APV Hybrid Registers](#) |
 [APZ Registers](#) |
 [ZS PEDESTALS](#) |
 [DAQ](#)

FEC: 1 2 3 4 5

["Run 12 started "]

Address (HEX) - Value to Write (HEX)	ReadBack value		
0 <input type="text" value="0xff"/> <input type="button" value="Write value"/>	0x41ff	HYBRID_RST_N	Reset pin for each HDMI channel. Valid low for the APV hybrid.
1 <input type="text" value="0x0"/> <input type="button" value="Write value"/>	0x43ff	PWRDOWN_CH0	Power-down control of the analog circuitry for the master path for each HDMI channel
2 <input type="text" value="0x0"/> <input type="button" value="Write value"/>	0x45ff	PWRDOWN_CH1	Power-down control of the analog circuitry for the slave path for each HDMI channel
3 <input type="text" value="0x0"/> <input type="button" value="Write value"/>	0x47ff	EQ_LEVEL_0	Equalization control (bit 0) for each HDMI channel
4 <input type="text" value="0x0"/> <input type="button" value="Write value"/>	0x49ff	EQ_LEVEL_1	Equalization control (bit 1) for each HDMI channel
5 <input type="text" value="0x0"/> <input type="button" value="Write value"/>	0x4bff	TRGOUT_ENABLE	Enables TRGOUT buffer for each HDMI channel
6 <input type="text" value="0xff"/> <input type="button" value="Write value"/>	0x4dff	BCLK_ENABLE	Enables BCLK buffer for each HDMI channel

Online help

Register Bit	7	6	5	4	3	2	1	0
Corresponding HDMI cable	4	5	6	7	0	1	2	3

Configuring the SRS



Slow Control & Run Initialization Byte-wise Environment



General | SRS system | ADC Card | **APV Application Registers** | APV Hybrid Registers | APZ Registers | ZS PEDESTALS | DAQ

FEC: 1 2 3 4 5

["Run 12 started "]

Address (HEX)	Value to Write (HEX)	Write value	ReadBack value	Register Name
0	0x4	Write value	0x4	BCLK_MODE
1	0x4	Write value	0x3	BCLK_TRGBURST
2	0x9c40	Write value	0x9c40	BCLK_FREQ
3	0x100	Write value	0x100	BCLK_TRGDELAY
4	0x80	Write value	0x80	BCLK_TPDELAY
5	0x12c	Write value	0x12c	BCLK_ROSYNC
6		Write value	0x0	reserved
7	0x3fff	Write value	0x3fff	ADC_STATUS
8	0xffff	Write value	0xffff	EVBLD_CHENABLE
9	0x9c4	Write value	0x9c4	EVBLD_DATALEN
0a	0x0	Write value	0x0	EVBLD_MODE
0b	0x0	Write value	0x0	EVBLD_EVENT_INFO_TYPE
0c		Write value	0x0	EVBLD_EVENT_INFO_DATA
0d		Write value	0x0	reserved
0e		Write value	0x0	reserved
0f	0x0	Write value	0x0	RO_ENABLED
10	0x0	Write value	0x0	APZ_SYNC_DET
11	0x80	Write value	0x80	APZ_STATUS
12	0x0	Write value	0x0	APZ_APVSELECT
13	0x0	Write value	0x0	APZ_NSAMPLES

Online Help

If you click any of the register you get more extensive explanation in the Online Help

Configuring the SRS



S Slow Control & R Run Initialization B Byte-wise E Environment



General | SRS system | ADC Card | APV Application Registers | **APV Hybrid Registers** | APZ Registers | ZS PEDESTALS | DAQ

FEC: 1 2 3 4 5

HDMI: 0 1 2 3 4 5 6 7

APV Master Slave

["Run 12 started "]

For APV register you should select which HDMI and which chip to r/w (previous ports acted for every FEC)

Address (HEX)	Value to Write (DEC)	ReadBack value	
0	<input type="text" value="Write value"/>	0x6b00	ERROR
1	<input type="text" value="19"/>	0x6b04	MODE
2	<input type="text" value="128"/>	0x6b84	LATENCY
3	<input type="text" value="4"/>	0x6b04	MUX_GAIN
10	<input type="text" value="98"/>	0x6b00	IPRE
11	<input type="text" value="52"/>	0x6b00	IPCASC
12	<input type="text" value="34"/>	0x6b00	IPSF
13	<input type="text" value="34"/>	0x6b00	ISHA
14	<input type="text" value="34"/>	0x6b00	ISSF
15	<input type="text" value="55"/>	0x6b00	IPSP
16	<input type="text" value="16"/>	0x6b00	I_MUX_IN
18	<input type="text" value="100"/>	0x6b00	ICAL

Online Help

Configuring the SRS



Slow Control & Run Initialization Byte-wise Environment



General | SRS system | ADC Card | APV Application Registers | APV Hybrid Registers | **APZ Registers** | ZS
 PEDESTALS | DAQ

FEC: 1 2 3 4 5

HDMI: 0 1 2 3 4 5 6 7

APV Master Slave

["Run 12 started "]

Pedestals

Address	Write value	ReadBack value	
0	<input type="text"/>	--	PED CH0
16	<input type="text"/>	--	PED CH 1
32	<input type="text"/>	--	PED CH 2
48	<input type="text"/>	--	PED CH 3
64	<input type="text"/>	--	PED CH 4
80	<input type="text"/>	--	PED CH 5
96	<input type="text"/>	--	PED CH 6
112	<input type="text"/>	--	PED CH 7
4	<input type="text"/>	--	PED CH 8
20	<input type="text"/>	--	PED CH 9

Sigma

Address	Write value	ReadBack value	
80000000	<input type="text"/>	--	PED CH0
80000016	<input type="text"/>	--	PED CH 1
80000032	<input type="text"/>	--	PED CH 2
80000048	<input type="text"/>	--	PED CH 3
80000064	<input type="text"/>	--	PED CH 4
80000080	<input type="text"/>	--	PED CH 5
80000096	<input type="text"/>	--	PED CH 6
80000112	<input type="text"/>	--	PED CH 7
80000004	<input type="text"/>	--	PED CH 8
80000020	<input type="text"/>	--	PED CH 9

This register holds pedestal data (at firmware level) so output data is zero suppressed, Here you could mask/unmask any channel on any chip for instance..


Configuring the SRS



Slow Control & Run Initialization Byte-wise Environment



General SRS system ADC Card APV Application Registers APV Hybrid Registers APZ Registers **ZS PEDESTALS** DAQ



Configuring the SRS



Slow **C**ontrol & **R**un **I**nitialization **B**yte-wise **E**nvironment



General | SRS system | ADC Card | APV Application Registers | APV Hybrid Registers | APZ Registers | ZS
PEDESTALS | **DAQ**

["Run 12 started "]

CONFIGURE AND RUN START/STOP

Rawdata folder
Rawdata filename

Configure button will run a pedestal run then automatically save the data into the firmware and generated plots (shown previous slide)

Start/stop a run (DATE should be running),

For every run a zip file with register dump of SRS memories and pedestal data saved in the firmware are generated and saved (DB?). Also an elog is generated.

I.E:

gemsrs33.raw
gemsrs33_ped.root
gemsrs_dump.zip

AMORE ZS

AMORE

- Amore framework has been used to perform data analysis of CMS GEM detector (gain uniformity in lab and detector performance at test beams)
 - Already existing knowledge/scripts that we like to continue to use
- We realized that the data unpacking is a small part of the AMORE code, we had the idea of just “rewriting” that part to make AMORE compatible with ZS data
 - Same output files
 - Input files smaller (100x)
 - CPU analysis time faster (>10x?)
 - No pedestal needed
 - DATE acquisition rate 2 FECs 24APVs: 2kHz stable (2,5MB/s room for higher rates..)

An Example for one of the dataset, taken a few days ago

- 100k events (~1min at 2kHz) [no SRU yet]
- 21 time bins
- File dimension: 170MB
- AMORE Analysis rate ~400Hz (~5min CPU time for 100k events)

SCRIBE+AMORE_ZS

- SCRIBE allows:
 - a quick and easy configuration procedure featuring implementation of ZS
 - Monitoring of pedestals uploaded into the FECs, mask/unmask channels
 - Start data-taking and store them sequentially
 - Higher level functionalities easy to add (threshold, HV, latency scans)
- AMORE_ZS allows:
 - Read ZS rawfiles and produce same output files as standard AMORE.
 - Faster analysis time is crucial during detector commissioning

FIT as CMS GEM assembly site is about to start a massive data-taking campaign to fully exploit the developed code, so far very exciting preliminary results!