

Dániel Darvas (BE-ICS-PCS)

Formal verification of industrial control systems

3th Workshop on PLC/COTS-based Interlock and Protection Systems 02/02/2016, CERN

Contains joint work of B. Fernández, E. Blanco, S. Bliudze, J.O. Blech, J-C. Tournier, T. Bartha, A. Vörös, I. Majzik, R. Speroni, M. Lettrich





Source: http://www.iphonetextgenerator.com/



Context – CERN

- PLCs for controlling vacuum, cryogenics, CV, etc. systems
 + safety systems
- Failures might have *negative impact*
- Increasing complexity without decreasing quality?





Context – PLCs at CERN

- Programmable Logic Controllers
 robust industrial computers
- Small computing capacity,
 special programming languages
- 1000+ PLCs at CERN



© Siemens AG 2014, All rights reserved





- To **improve the quality** by eliminating bugs
 - Complementing automated and manual testing
- Model checking to find "high quality" bugs
- Integrating formal verification to the development process




What is formal verification?

- Formal verification: mathematically sound methods to check properties of specifications / implementations / ...


Model checking

- Automated formal verification method
- Checks **all possible executions** (contrarily to testing)
- Goal: prove correctness OR find hidden/rare problems






Testing vs. model checking



• Inputs are known, outputs are checked





add(...,..)<0 ?

- E.g. the possibility of an **output combination** is checked.
- Temporal expressions are possible



Usage of formal verification

- Used both in industry and academia

• Typically when the cost of failure is high



- Formal verification for PLCs
 - Mostly in academic environment
 - Not widely spread yet in industry too difficult!



The presented logos are trademarks of the corresponding companies and their usage is nominative fair use. None of the companies endorse or support the presented work.

Main challenges of model checking


- Formalization

- ... of source code
- ... of requirements
- Performance
- Making it accessible to the developers

(No general solution to date.)




Model checking (extended workflow for PLCs)





Model checking (extended workflow for PLCs)





M Ű E G Y E T E M 1782

Settings Help					
Project Explorer	DemoSource			□ Variables E Outline □ Variables	
 EmoProject DemoSource.scl DemoVerifCase.vc UNICOS_base.txt 	ID: Name: Description:	General information about the current verification case. Describe here the name of the case and explain its motivation. ID: Demo001 Name: If A is false, C cannot be true. If A is false, C cannot be true. As this function block models an AND-gate, if any of the inputs (A or B) is false, the output should be false too.			
		DemoSource.scl 👻	Refresh variables		
	Requireme Advanced of				
	Verification	n can be started in this section. Also, the result can be seen here.	Ŧ		

Defining verification cases (requirement, fine-tuning, etc.) No model checker-related things or temporal logic expressions



Requirement pattern:	5. State change during a cycle: If {1} is true at the beginning of the PLC cycle, then {2} is alw
Pattern params:	[1] FoMoSt_aux = true AND AuAuMoR = true AND ManReg01[8] = false
	[2] AuMoSt = true
5. State change durin	g a cycle: If FoMoSt_aux = true AND AuAuMoR = true AND ManReg01[8] = false is true at

Requirement patterns



PLCverif — Verification report



Generated at Mon Jul 07 15:19:22 CEST 2014 | PLCverif v2.0.1 | (C) CERN EN-ICE-PLC | Show/hide expert details

ID:	Demo001
Name:	If A is false, C cannot be true.
Description:	If A is false, C cannot be true. As this function block models an AND-gate, if any of the inputs (A or B) is false, the output should be false too.
	The requirement is based on the documentation of the function block and the following Jira case: https://icecontrols.its.cern.ch/jira/browse/UCPC-1111
Source file:	DemoSource.scl
Requirement:	3. <u>A = false & C = true</u> is impossible at the end of the PLC cycle.
Result:	Not satisfied

Tool: nusmv

Total runtime (until getting the verification results): 212 ms Total runtime (incl. visualization): 361 ms

Counterexample


	Varia	able End of Cycle 1
Input	a	FALSE
Input	b	TRUE
	ut c	TRUE

Click-button verification,

verification report with the analysed counterexample



Example – SMTP safety system





Sc Magnet Test Plant safety system




Goal: ensuring safety by allowing/forbidding tests





Model checking workflow for this case



ŰЕGYETEM






		1
TBC_ACTIVE_BENCH		
TBC_POLARITY_MAIN>		
TBC_SWITCH_CD		
TBC_SWITCH_EF		
TBC_MAGNET_PHASE		
TBC_FLASHBOX_ADJ_POWER		
TBC_V_QH1		
TBC V OH2		
TBC_V_QH3		
TBC_V_QH4>		
TBC V LEAD A		
TBC_V_LEAD_B		
TBC_V_LEAD_C		
TBC_V_LEAD_D		
TBC_V_LEAD_E		
		→ TBC1_INTERC
TBC_I_CD		_
TBC1 SWITCH MAIN		→ TBC1_INTERC_POWER
TBC1_CABLE_TEMP>		TBC2_INTERC
TBC1_CABLE_WATER>		TBC2_INTERC_POWER
TBC1_INTERC_QH_CONN>		
TBC1_SWITCH_CD>		→ TBC_INTERC_CC
TBC1_SWITCH_EF>		TBC_FLASHBOX_ADJ_ON
TBC2_SWITCH_MAIN		→ TBC CRYO I BELOW 2KA
TBC2_CABLE_TEMP		
TBC2_CABLE_WATER		→ TBC1_CRYO_ACTIVE_BENCH
TBC2_SWITCH_CD	SM18 PLCSE	→ TBC2_CRYO_ACTIVE_BENCH
TBC2_SWITCH_EF>	cofoty logic	TBC1_HV_OK_300KAIR
TBC SWITCH MAIN CC>	safety logic	
TBC_SWITCH_CD_CC>		TBC1_HV_OK_COLD
TBC_SWITCH_EF_CC>		TBC2_HV_OK_300KAIR
TBC_POWER_QH		→ TBC2_HV_OK_COLD
TBC_SWITCH_QH_HF		
TBC_SWITCH_QH_LF		TBC_OK_CD_POWER
TBC_STATUS_PC_AUX		TBC_OK_EF_POWER
TBC_POL_MAIN_A>		→ TBC_OK_MAIN_POWER
TBC POL MAIN B		
TBC1_FT_LEAD_A>		TBC1_OK_FOR_TEST
TBC1_FT_LEAD_B \longrightarrow		TBC2_OK_FOR_TEST
TBC1_LEAD_AUX		
TBC1_T_MAG		
TBC1_ANTICRYO		
TBC1_CRYO_4_5K		
TBC1 CRYO HV		
TBC1 CRYO 20K		
TBC1 \overline{CRYO} 300K \longrightarrow		
TBC1_CRYO_300K		
TBC1_CRYO_300K		
TBC1_CRYO_300K		
TBC1_CRYO_300K TBC1_CRYO_300KAIR TBC2_FT_LEAD_A TBC2_FT_LEAD_B TBC2_LEAD_AUX TBC2_LEAD_AUX TBC2_LEAD_AUX		
TBC1_CRYO_300K TBC1_CRYO_300KAIR TBC2_FT_LEAD_A TBC2_FT_LEAD_B TBC2_LEAD_AUX TBC2_LCAD_AUX TBC2_T_MAG		
TBC1_CRYO_300K TBC1_CRYO_300KAIR TBC2_FT_LEAD_A TBC2_FT_LEAD_B TBC2_LEAD_AUX TBC2_T_MAG TBC2_ANTICRYO		
TBC1_CRYO_300K TBC1_CRYO_300KAIR TBC2_FT_LEAD_A TBC2_FT_LEAD_B TBC2_FT_LEAD_B TBC2_LEAD_AUX TBC2_T_MAG TBC2_CRYO_1_9K		
TBC1_CRYO_300K TBC1_CRYO_300KAIR TBC2_FT_LEAD_A TBC2_FT_LEAD_B TBC2_LEAD_AUX TBC2_T_MAG TBC2_ANTICRYO		
TBC1_CRYO_300K TBC1_CRYO_300KAIR TBC2_FT_LEAD_A TBC2_FT_LEAD_A TBC2_FT_LEAD_AUX TBC2_LEAD_AUX TBC2_LEAD_AUX TBC2_CRYO_19K TBC2_CRYO_19K TBC2_CRYO_HV TBC2_CRYO_HV TBC2_CRYO_20K		
TBC1_CRYO_300K TBC1_CRYO_300KAIR TBC2_FT_LEAD_A TBC2_FT_LEAD_B TBC2_LEAD_AUX TBC2_LEAD_AUX TBC2_LEAD_AUX TBC2_CRYO_1_SK TBC2_CRYO_1_SK TBC2_CRYO_4_SK TBC2_CRYO_20K TBC2_CRYO_300K		
TBC1_CRYO_300K TBC1_CRYO_300KAIR TBC2_FT_LEAD_A TBC2_FT_LEAD_A TBC2_FT_LEAD_AUX TBC2_LEAD_AUX TBC2_LEAD_AUX TBC2_CRYO_19K TBC2_CRYO_19K TBC2_CRYO_HV TBC2_CRYO_HV TBC2_CRYO_20K		

CERN

Ladder Diagram

CERN



Excerpt from the work of R. Speroni

<u> </u>							TYPE OF TEST	for X1		9 [.]						TYPE OF TES	T for X2			
			Power All	Power Main Magnet	Power Aux Magnet CD	Power Aux	IAP	IAP @	RRR. AC TE	Lyre, MM warm	HV Tests	Power All	Power Main Magnet	Power Aux	Power Aux	LAP	IAP @	RRR, AC TF	Lyre, MM warm	HV Tests
0			1	2	Magnet CD 3	Magnet EF 4	@Warm Initial 5	Cold & Warm Final 6	7	8	9	1	2	Magnet CD 3	Magnet EF 4	@Warm Initial 5	Cold & Warm Final 6	7	8	9
Ψ		TBC ACTIVE BENCH 1																		
<u></u>	Rs I	TBC POLARITY MAIN 3			_	-	-	-	-	-					_	-	-	-	-	
TEST CONFIG.	PARAMETERS	TEC SWITCH CD 4 TEC SWITCH EF 5			-															
ES S	RAM	TBC HV TEST 6 TBC SWITCH QH 7		-	-					-				-	12	-	-		-	
н	PA	TEC SWITCH OH 7 TEC MAGNET PHASE 8			_		_					-		_	_	-				
		THE FLASHBOX NOL POWER NO																		
Π		TEC_V_OH1 11 TEC_V_OH2 12 TEC_V_OH2 13 TEC_V_OH3 13 TEC_V_OH4 14 TEC_V_LEAD_A 15 TEC_V_LEAD_B 16 TEC_V_LEAD_C 17																		
		TBC V QH3 13		-													-			
	101)	TBC_V_LEAD_A 15 TBC_V_LEAD_B 16			- 10 - 1	-		- 12		_	10				_	- 14		- 14	_	- 10
	00	TBC_V_LEAD_B 16 TBC_V_LEAD_C 17	- 11		- 24-	- 8-						- 55-	- 12	- 10-				- 10		
	In I	TBC_V_LEAD_C 17 TBC_V_LEAD_D 18 TBC_V_LEAD_E 19		_	- 12	-2-			- 3-						- 2			- 11-1		
	0 IN	TBC_V_LEAD_F 20		_	_	-24-	_	_				-22-		_	- 24-					
	13 ANALOG INPUTS (0-																			
	3 AN	TBC_I_MAIN 21																		
	1																			
		TBC_I_CD 22 TBC_I_EF 23	-		And Persons in		_	_	100	_	50	-	- 10	And the second		- 10	_			- 29
		15 OF ESWITCHEMAIN 24			-	-	-	-		-		10000	1	-	-	-			-	-
		TBC1_CABLE_TEMP 25 TBC1_CABLE_WATER 26			- 2 - 1	- 2 -	- 8 -			- 2 -			- 8 -		- 3 -	- 8 -		- 2 -		
		TBC1_INTERC_QH_CONN 27	and the second	1000 C	and in such		and some	100	and the second	and the second	1.1	100	the second second	and the second	100	100	Contract Street	100	and the second	
		TBC1_SWITCH_CD 28 TBC1_SWITCH_EF 29																	_	
INPUT VALUES TO BE CHECKED	0	TBC2_SWITCH_MAIN 80 TBC2_CABLE_TEMP 31			-	-				-				_	_	_				
Ô	22 DIGITAL INPUTS	TBC2_CABLE_TEMP 31 TBC2_CABLE_WATER 32 TBC2_INTERC_GH_CONN 33			- 1	- 1	_			_		_		- 10-	- 1	_			- 1	10
X	L IN	TBC2_SMTCH_CD 34			_	-	-	-				_						_		
Ш	GITA	TEC2_SWITCH_EF 35 TECESWITCH_MAIN_CC 36																		
B	22 DI	THE SWITCH CD CC 37																		
2	1.	TBC POWER QH 39																		
ŝ		TBC POWER OH 39 TBC SWITCH OH HF 40 TBC SWITCH OH HF 40 TBC STATUS PC MAIN 42 TBC STATUS PC AUX 43																		
2		TBC_STATUS_PC_MAIN 42 TBC_STATUS_PC_AUX 43				- 10		_	- 10 -		- 10		-					- 10		
A		TBC POL MAIN A 44				- 2	-		- 11-				1.1	_		-		1.1		
5		TBC_POL_MAIN_B 45 TBC_WATCHDOG TBC1_FT_LEAD_A 46			-	-	-	-						-	_			_	-	-
đ		TRC1 ET LEAD B 47				- 3-												- 31		
=		TBC1_LEAD_AUX 48 TBC1_T_MAG 49		- 25			- 2-		- 2 -						- 3 -			- 10-	- 3 - 1	
		TBC1_ANTICRYO 50				-	-	1.1	1.16		1.744							- 12 -		12
		1BC1_CRY0_4_SK 51 1BC1_CRY0_4_SK 52						1000	and the second second				-							
	1000	TBC1 ORYO HV 53 TBC1 ORYO 20K 54			_	_	_	- Aller	- 2					_	_	_		-		
	H	TBCI_CRYO_300K 55				- 1	-			1.1	-	_		_					_	
		TBC2_FT_LEAD_A 57 TBC2_FT_LEAD_B 58	_			- 11	_				100	and the second second	and the second second						_	
	INPUTS FROM	TBC2_LEAD_AUX 59	_			-				-		and party in	-							
	Ind.	TBC2_LEAD_AUX 59 TBC2_T_MAG 60 TBC2_ANTICRYO 61							- 3-						- 37					1
	=	TBC2 CRYO 1 9K 62										-	111				100	100		
		TBC2_CRYO_HV 64				- 1		-	1 2 -			12	32		100			and the second second		
		TBC2_CRYO_20K 65 TBC2_CRYO_300K 66							-			-								
		TBC2_CRYO_300KAIR 67 TBC1_CRYO_W			_	_	-	_		_			10		_	_		_	10.0	
		TBC1_CRYO_W TBC2_CRYO_W TBC1_CRYO_AUX_W													_					
		TBC1_CRYO_AUX_W TBC2_CRYO_AUX_W	-		_	_			-			_		-					_	-
	NOC	TECT INTERC POWER 88																		
	6 DO INTERC	TESS, BRIDE																		
S	9 INI O	TEC INTERC CC 72																		
M	- PP	TBC_WATCHDOG		_	_		_			_				_	_				_	
SIGNALS	26F	IBC_WATCHDOG IBC_CRYO_I_BELOW_2KA 74				-				-					-					
S	200	TBC2_CRYO_ACTIVE_BENCH 76				_	_							_		_				
OUTPUT	s₹	TBC1_HV_OK_300KAIR 77 TBC1_HV_OK_COLD 78										_								-
Ë	145	TBC2_HV_OK_S00KAIR 79				_	_			_	-								_	10
5		TBC OK CD POWER 81	_			_														1
	OUTPUTS FOR OK	TBC OK CD FOWER 81 TBC OK EF FOWER 82 TBC OK MAIN POWER 83 TBC OK MAIN POWER 83 TBC1 OK FOR TEST 84 TBC2 OK FOR TEST 85	-																	
	58	TBC1 OK FOR TEST 84												_						
	-	IBUZ_UK_FUK_IEST 85			× 1			· ·	T V				7 2			1	1 2	T 7 3	2 7	4

From M. Charrondiere

Problems found (before putting in production!)

Requirement misunderstanding

Recognised while specifying requirements

Functionality problems

- "The [magnet] test should start, but it doesn't."

Safety problems

- "The [magnet] test **should NOT start**, but it does."



Problems found

In total 14 issues found

4 requirement misunderstanding6 problems could not be found using our testing




Continuous verification

M Ű E G Y E T E M 1 7 8 2

>	Search Current Mailbox (Ct 🔎	Current Mailbox 👻	HTMLSummary.html
* -	All Unread	✓ Newest ↓	Size: 58 KB
	▲ Today		Last changed: 18 September 2015
Inbox	plcverif.jenkins@cern PLCverif OnOff SVN - Build	09:57	Message 🖉 HTMLSummary.html (58 KB)
Unread Mail	plcverif.jenkins@cern PLCverif OnOff SVN - Build	09:57	Some pictures have been blocked to help prevent the sender from identifying your computer. Open this item to view the pictures.
Unr	plcverif.jenkins@cern PLCverif SM18 SVN - Build #	09:39	DO_FLASHBOX_ADJ_ON_req1 : DO_FLASHBOX_ADJ_ON_req1
Deleted Items Sent Items			SEL_ACTIVE_BENCH = 0ud8_1 AND (PCO1_ONSt OR PCO2_ONSt)) OR (SEL_2_TEST_TYPE >= 0ud8_5 AND SEL_2_TEST_TYPE <= 0ud8_9 AND SEL_ACTIVE_BENCH = 0ud8_2 AND (PCO1_ONSt OR PCO2_ONSt)))) is always true at the end of the PLC cycle.
eted]			DO_FLASHBOX_ADJ_ON_req2 : DO_FLASHBOX_ADJ_ON_req2
			1. If DO_FLASHBOX_ADJ_ON is true at the end of the PLC cycle, then (_SEL_FLASHBOX_ADJ_POWER = 0ud8_1) sholud always be true at the end of the same cycle.
All Folders			Satisfied Total: 10489 ms* (MChk: 256 ms) Open the Verification Report
4			DO_INTERC_CC_req2 : DO_INTERC_CC_req2
			4. DO_INTERC_CC = (_SEL_SWITCH_INTERCON = 0ud8_3) is always true at the end of the PLC cycle.
			Satisfied Total: 8499 ms* (MChk: 98 ms) Open the Verification Report
			DO_INTERC_CC_req3 : DO_INTERC_CC_req3 (safety)
			1. If DO_INTERC_CC is true at the end of the PLC cycle, then SEL_SWITCH_INTERCON = 0ud8_3 and _SEL_SWITCH_INTERCON = 0ud8_3 sholud always be true at the end of the same cycle.
			Ratiofied Total: 078/ ms* (MChk: 160 ms) Open the Verification Report
			See more about Jenkins PLCverif.
Ma	ail Calendar Pe	ople Tasks	····
TEMS: 7			ALL FOLDERS ARE UP TO DATE. CONNECTED TO: MICROSOFT EXCHANGE 🔲 🗐+

Alternative method (side note)

Formal specification + Behaviour **equivalence checking**



- Formal specification is needed
- Computationally difficult
- Complete
- No need for requirement extraction



Summary

- "Formal verification is not relevant to industry." **FALSE**!

- First steps to apply formal verification to PLCs
 - Interesting bugs found (with joint effort)
 - Critical parts can be checked
 - Complementary to testing
- Still long way to go
 - Improving the performance
 - Formal specification



http://cern.ch/plcverif





Source: http://www.iphonetextgenerator.com/



www.cern.ch