



Dániel Darvas (BE-ICS-PCS)

Formal verification of industrial control systems

3th Workshop on PLC/COTS-based Interlock and Protection Systems
02/02/2016, CERN

Contains joint work of B. Fernández, E. Blanco, S. Bliudze, J.O. Blech,
J-C. Tournier, T. Bartha, A. Vörös, I. Majzik, R. Speroni, M. Lettrich





Source: <http://www.iphonetextgenerator.com/>

Context – CERN

- PLCs for controlling **vacuum**, **cryogenics**, **CV**, etc. systems + **safety** systems
- Failures might have *negative impact*
- **Increasing complexity** without **decreasing quality**?



Context – PLCs at CERN

- Programmable Logic Controllers
robust industrial computers
- Small computing capacity,
special programming languages
- **1000+ PLCs** at CERN




© Siemens AG 2014,
All rights reserved

Goal

- To **improve the quality** by eliminating bugs
 - Complementing automated and manual testing
- **Model checking** to find “**high quality**” bugs
- **Integrating** formal verification to the development process


What is formal verification?

- **Formal verification:** mathematically sound methods to check properties of specifications / implementations / ...
- **Model checking**
 - **Automated** formal verification method
 - Checks **all possible executions** (contrarily to testing)
 - Goal: prove correctness OR **find hidden/rare problems**




Testing vs. model checking

Testing



$\text{add}(5, 3) = 8 \quad ?$

Model checking




$\text{add}(\dots, \dots) < 0 \quad ?$

- **Inputs are known**, outputs are checked

- E.g. the possibility of an **output combination** is checked.
- **Temporal expressions** are possible

Usage of formal verification

- Used both in **industry** and **academia**
 - Typically when the *cost of failure is high*




- Formal verification for **PLCs**
 - Mostly in academic environment
 - Not widely spread yet in industry – **too difficult!**

Main challenges of model checking

- **Formalization**
 - ... of source code
 - ... of requirements
- **Performance**
- Making it **accessible to the developers**

(No general solution to date.)


Model checking (extended workflow for PLCs)



Model checking (extended workflow for PLCs)


PLC code
(ST, SFC, IL)

Requirement
patterns




Verification
report

The PLCverif tool



Eclipse-based **editor** for PLC programs

The PLCverif tool



Defining **verification cases** (requirement, fine-tuning, etc.)
No model checker-related things or temporal logic expressions

The PLCverif tool

▼ Requirement

The requirement to be checked should be defined in this section.

Requirement pattern: 5. State change during a cycle: If {1} is true at the beginning of the PLC cycle, then {2} is alw ▼

Pattern params: [1] FoMoSt_aux = true AND AuAuMoR = true AND ManReg01[8] = false

[2] AuMoSt = true

5. State change during a cycle: If **FoMoSt_aux = true AND AuAuMoR = true AND ManReg01[8] = false** is true at the beginning of the PLC cycle, then **AuMoSt = true** is always true at the end of the same cycle.

Requirement patterns

The PLCverif tool

PLCverif — Verification report



Generated at Mon Jul 07 15:19:22 CEST 2014 | PLCverif v2.0.1 | (C) CERN EN-ICE-PLC | [Show/hide expert details](#)

| | |
|--------------|--|
| ID: | Demo001 |
| Name: | If A is false, C cannot be true. |
| Description: | <p>If A is false, C cannot be true. As this function block models an AND-gate, if any of the inputs (A or B) is false, the output should be false too.</p> <p>The requirement is based on the documentation of the function block and the following Jira case: https://icecontrols.its.cern.ch/jira/browse/UCPC-1111</p> |
| Source file: | DemoSource.scl |
| Requirement: | 3. <u>A = false</u> & <u>C = true</u> is impossible at the end of the PLC cycle. |
| Result: | Not satisfied |

Tool: nusmv

Total runtime (until getting the verification results): 212 ms


Total runtime (incl. visualization): 361 ms

Counterexample

| | Variable | End of Cycle 1 |
|--------|----------|----------------|
| Input | a | FALSE |
| Input | b | TRUE |
| Output | c | TRUE |

Click-button verification,
verification **report** with the analysed **counterexample**

Example – SMTP safety system



Sc Magnet Test Plant safety system



© CERN

Goal: ensuring **safety** by allowing/forbidding tests

Core:


selected test
switch statuses
current voltages
cryo conditions

SM18 PLCSE
safety logic

test allowed

Safety-critical,
can be dangerous

Model checking workflow for this case






TBC_ACTIVE_BENCH
 TBC_SWITCH_MAIN
 TBC_POLARITY_MAIN
 TBC_SWITCH_CD
 TBC_SWITCH_EF
 TBC_HV_TEST
 TBC_SWITCH_QH
 TBC_MAGNET_PHASE
 TBC_INTERCON
 TBC_FLASHBOX_ADJ_POWER
 TBC_V_QH1
 TBC_V_QH2
 TBC_V_QH3
 TBC_V_QH4
 TBC_V_LEAD_A
 TBC_V_LEAD_B
 TBC_V_LEAD_C
 TBC_V_LEAD_D
 TBC_V_LEAD_E
 TBC_V_LEAD_F
 TBC_I_MAIN
 TBC_I_CD
 TBC_I_EF
 TBC1_SWITCH_MAIN
 TBC1_CABLE_TEMP
 TBC1_CABLE_WATER
 TBC1_INTERC_QH_CONN
 TBC1_SWITCH_CD
 TBC1_SWITCH_EF
 TBC2_SWITCH_MAIN
 TBC2_CABLE_TEMP
 TBC2_CABLE_WATER
 TBC2_INTERC_QH_CONN
 TBC2_SWITCH_CD
 TBC2_SWITCH_EF
 TBC_SWITCH_MAIN_CC
 TBC_SWITCH_CD_CC
 TBC_SWITCH_EF_CC
 TBC_POWER_QH
 TBC_SWITCH_QH_HF
 TBC_SWITCH_QH_LF
 TBC_STATUS_PC_MAIN
 TBC_STATUS_PC_AUX
 TBC_POL_MAIN_A
 TBC_POL_MAIN_B
 TBC1_FT_LEAD_A
 TBC1_FT_LEAD_B
 TBC1_LEAD_AUX
 TBC1_T_MAG
 TBC1_ANTICRYO
 TBC1_CRYO_1_9K
 TBC1_CRYO_4_5K
 TBC1_CRYO_HV
 TBC1_CRYO_20K
 TBC1_CRYO_300K
 TBC1_CRYO_300KAIR
 TBC2_FT_LEAD_A
 TBC2_FT_LEAD_B
 TBC2_LEAD_AUX
 TBC2_T_MAG
 TBC2_ANTICRYO
 TBC2_CRYO_1_9K
 TBC2_CRYO_4_5K
 TBC2_CRYO_HV
 TBC2_CRYO_20K
 TBC2_CRYO_300K
 TBC2_CRYO_300KAIR

SM18 PLCSE safety logic

TBC1_INTERC
 TBC1_INTERC_POWER
 TBC2_INTERC
 TBC2_INTERC_POWER
 TBC_INTERC_CC
 TBC_FLASHBOX_ADJ_ON
 TBC_CRYO_I_BELOW_2KA
 TBC1_CRYO_ACTIVE_BENCH
 TBC2_CRYO_ACTIVE_BENCH
 TBC1_HV_OK_300KAIR
 TBC1_HV_OK_COLD
 TBC2_HV_OK_300KAIR
 TBC2_HV_OK_COLD
 TBC_OK_CD_POWER
 TBC_OK_EF_POWER
 TBC_OK_MAIN_POWER
 TBC1_OK_FOR_TEST
 TBC2_OK_FOR_TEST

Ladder Diagram



| TEST CONFIG. | | TYPE OF TEST for X1 | | | | | | | | | TYPE OF TEST for X2 | | | | | | | | |
|--------------------------|--------------------------|---------------------|-------------------|---------------------|---------------------|--------------------|-------------------------|------------|---------------|----------|---------------------|-------------------|---------------------|---------------------|--------------------|-------------------------|------------|---------------|----------|
| | | Power All | Power Main Magnet | Power Aux Magnet CD | Power Aux Magnet EF | IAP @ Warm Initial | IAP @ Cold & Warm Final | RRR, AC TF | Lyre, MM warm | HV Tests | Power All | Power Main Magnet | Power Aux Magnet CD | Power Aux Magnet EF | IAP @ Warm Initial | IAP @ Cold & Warm Final | RRR, AC TF | Lyre, MM warm | HV Tests |
| PARAMETERS | TBC ACTIVE BENCH | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| | TBC SWITCH MAIN | 2 | | | | | | | | | | | | | | | | | |
| | TBC POLARITY MAIN | 3 | | | | | | | | | | | | | | | | | |
| | TBC SWITCH CD | 4 | | | | | | | | | | | | | | | | | |
| | TBC SWITCH EF | 5 | | | | | | | | | | | | | | | | | |
| | TBC HV TEST | 6 | | | | | | | | | | | | | | | | | |
| | TBC SWITCH QH | 7 | | | | | | | | | | | | | | | | | |
| | TBC MAINS SHUT OFF | 8 | | | | | | | | | | | | | | | | | |
| | TBC MAINS VOLT | 9 | | | | | | | | | | | | | | | | | |
| | TBC FLASHBOX NOT POWERED | 10 | | | | | | | | | | | | | | | | | |
| 13 ANALOG INPUTS (0-10V) | TBC_V_QH1 | 11 | | | | | | | | | | | | | | | | | |
| | TBC_V_QH2 | 12 | | | | | | | | | | | | | | | | | |
| | TBC_V_QH3 | 13 | | | | | | | | | | | | | | | | | |
| | TBC_V_QH4 | 14 | | | | | | | | | | | | | | | | | |
| | TBC_V LEAD A | 15 | | | | | | | | | | | | | | | | | |
| | TBC_V LEAD B | 16 | | | | | | | | | | | | | | | | | |
| | TBC_V LEAD C | 17 | | | | | | | | | | | | | | | | | |
| | TBC_V LEAD D | 18 | | | | | | | | | | | | | | | | | |
| | TBC_V LEAD E | 19 | | | | | | | | | | | | | | | | | |
| | TBC_V LEAD F | 20 | | | | | | | | | | | | | | | | | |
| 22 DIGITAL INPUTS | TBC_L_MAIN | 21 | | | | | | | | | | | | | | | | | |
| | TBC_I_CD | 22 | | | | | | | | | | | | | | | | | |
| | TBC_I_EF | 23 | | | | | | | | | | | | | | | | | |
| | TBC1 SWITCH MAIN | 24 | | | | | | | | | | | | | | | | | |
| | TBC1 CABLE TEMP | 25 | | | | | | | | | | | | | | | | | |
| | TBC1 CABLE WATER | 26 | | | | | | | | | | | | | | | | | |
| | TBC1_INTERC_QH_CONN | 27 | | | | | | | | | | | | | | | | | |
| | TBC1_SWITCH_CD | 28 | | | | | | | | | | | | | | | | | |
| | TBC1_SWITCH_EF | 29 | | | | | | | | | | | | | | | | | |
| | TBC2 SWITCH MAIN | 30 | | | | | | | | | | | | | | | | | |
| INPUTS FROM CTH | TBC2 CABLE TEMP | 31 | | | | | | | | | | | | | | | | | |
| | TBC2 CABLE WATER | 32 | | | | | | | | | | | | | | | | | |
| | TBC2_INTERC_QH_CONN | 33 | | | | | | | | | | | | | | | | | |
| | TBC2_SWITCH_CD | 34 | | | | | | | | | | | | | | | | | |
| | TBC2_SWITCH_EF | 35 | | | | | | | | | | | | | | | | | |
| | TBC SWITCH MAIN CC | 36 | | | | | | | | | | | | | | | | | |
| | TBC SWITCH CD CC | 37 | | | | | | | | | | | | | | | | | |
| | TBC SWITCH EF CC | 38 | | | | | | | | | | | | | | | | | |
| | TBC POWER_QH | 39 | | | | | | | | | | | | | | | | | |
| | TBC_SWITCH_QH_HF | 40 | | | | | | | | | | | | | | | | | |
| OUTPUT SIGNALS | TBC_SWITCH_QH_LF | 41 | | | | | | | | | | | | | | | | | |
| | TBC STATUS PC MAIN | 42 | | | | | | | | | | | | | | | | | |
| | TBC STATUS PC AUX | 43 | | | | | | | | | | | | | | | | | |
| | TBC_POL_MAIN_A | 44 | | | | | | | | | | | | | | | | | |
| | TBC_POL_MAIN_B | 45 | | | | | | | | | | | | | | | | | |
| | TBC WATCHDOG | 46 | | | | | | | | | | | | | | | | | |
| | TBC1_FT_LEAD_A | 47 | | | | | | | | | | | | | | | | | |
| | TBC1_FT_LEAD_B | 48 | | | | | | | | | | | | | | | | | |
| | TBC1_LEAD_AUX | 49 | | | | | | | | | | | | | | | | | |
| | TBC1_T_MAG | 50 | | | | | | | | | | | | | | | | | |
| 6 DO TO INTERCON | TBC1_ANTICRYO | 51 | | | | | | | | | | | | | | | | | |
| | TBC1_CRYO_1_9k | 52 | | | | | | | | | | | | | | | | | |
| | TBC1_CRYO_4_5k | 53 | | | | | | | | | | | | | | | | | |
| | TBC1_CRYO_HV | 54 | | | | | | | | | | | | | | | | | |
| | TBC1_CRYO_20k | 55 | | | | | | | | | | | | | | | | | |
| | TBC1_CRYO_300k | 56 | | | | | | | | | | | | | | | | | |
| | TBC1_CRYO_300kAIR | 57 | | | | | | | | | | | | | | | | | |
| | TBC2_FT_LEAD_A | 58 | | | | | | | | | | | | | | | | | |
| | TBC2_FT_LEAD_B | 59 | | | | | | | | | | | | | | | | | |
| | TBC2_LEAD_AUX | 60 | | | | | | | | | | | | | | | | | |
| 4 DO TO HV | TBC2_T_MAG | 61 | | | | | | | | | | | | | | | | | |
| | TBC2_ANTICRYO | 62 | | | | | | | | | | | | | | | | | |
| | TBC2_CRYO_1_9k | 63 | | | | | | | | | | | | | | | | | |
| | TBC2_CRYO_4_5k | 64 | | | | | | | | | | | | | | | | | |
| | TBC2_CRYO_HV | 65 | | | | | | | | | | | | | | | | | |
| | TBC2_CRYO_20k | 66 | | | | | | | | | | | | | | | | | |
| | TBC2_CRYO_300k | 67 | | | | | | | | | | | | | | | | | |
| | TBC2_CRYO_300kAIR | 68 | | | | | | | | | | | | | | | | | |
| | TBC1_CRYO_W | 69 | | | | | | | | | | | | | | | | | |
| | TBC2_CRYO_W | 70 | | | | | | | | | | | | | | | | | |
| OUTPUTS FOR OK | TBC1_CRYO_AUX_W | 71 | | | | | | | | | | | | | | | | | |
| | TBC2_CRYO_AUX_W | 72 | | | | | | | | | | | | | | | | | |
| | TBC1_INTERC | 73 | | | | | | | | | | | | | | | | | |
| | TBC1_INTERC_POWER | 74 | | | | | | | | | | | | | | | | | |
| | TBC2_INTERC | 75 | | | | | | | | | | | | | | | | | |
| | TBC2_INTERC_POWER | 76 | | | | | | | | | | | | | | | | | |
| | TBC_FLASHBOX_ACTION | 77 | | | | | | | | | | | | | | | | | |
| | TBC WATCHDOG | 78 | | | | | | | | | | | | | | | | | |
| | TBC_CRYO_I_BELOW_2KA | 79 | | | | | | | | | | | | | | | | | |
| | TBC1_CRYO_ACTIVE_BENCH | 80 | | | | | | | | | | | | | | | | | |
| 4 DO FOR OK | TBC2_CRYO_ACTIVE_BENCH | 81 | | | | | | | | | | | | | | | | | |
| | TBC1_HV_OK_300kAIR | 82 | | | | | | | | | | | | | | | | | |
| | TBC1_HV_OK_COLD | 83 | | | | | | | | | | | | | | | | | |
| | TBC2_HV_OK_300kAIR | 84 | | | | | | | | | | | | | | | | | |
| | TBC2_HV_OK_COLD | 85 | | | | | | | | | | | | | | | | | |
| | TBC_OK_CD_POWER | 86 | | | | | | | | | | | | | | | | | |
| | TBC_OK_EF_POWER | 87 | | | | | | | | | | | | | | | | | |
| | TBC_OK_MAIN_POWER | 88 | | | | | | | | | | | | | | | | | |
| | TBC1_OK_FOR_TEST | 89 | | | | | | | | | | | | | | | | | |
| | TBC2_OK_FOR_TEST | 90 | | | | | | | | | | | | | | | | | |

From M. Charrondiere

Problems found *(before putting in production!)*

Requirement misunderstanding

- Recognised while specifying requirements

Functionality problems

- “The [magnet] test should start, but it doesn’t.”

Safety problems

- “The [magnet] test **should NOT start**, but it does.”

Problems found

In total **14 issues** found

4 requirement misunderstanding

6 problems could not be found using our testing

Continuous verification

Outlook interface showing an email from **plcverif.jenkins@cern.ch** with the subject **PLCverif OnOff SVN - Build ...**. The email contains an attachment **HTMLSummary.html** (58 KB).


The email content displays verification results for three PLC logic requests:

- DO_FLASHBOX_ADJ_ON_req1**: DO_FLASHBOX_ADJ_ON_req1
4. DO_FLASHBOX_ADJ_ON = (((SEL_1_TEST_TYPE >= 0ud8_5 AND SEL_1_TEST_TYPE <= 0ud8_9 AND SEL_ACTIVE_BENCH = 0ud8_1 AND (PCO1_OnSt OR PCO2_OnSt)) OR (SEL_2_TEST_TYPE >= 0ud8_5 AND SEL_2_TEST_TYPE <= 0ud8_9 AND SEL_ACTIVE_BENCH = 0ud8_2 AND (PCO1_OnSt OR PCO2_OnSt)))) is always true at the end of the PLC cycle.
Satisfied Total: 19082 ms* (MChk: 250 ms) [Open the Verification Report](#)
- DO_FLASHBOX_ADJ_ON_req2**: DO_FLASHBOX_ADJ_ON_req2
1. If DO_FLASHBOX_ADJ_ON is true at the end of the PLC cycle, then (_SEL_FLASHBOX_ADJ_POWER = 0ud8_1) sholud always be true at the end of the same cycle.
Satisfied Total: 10489 ms* (MChk: 256 ms) [Open the Verification Report](#)
- DO_INTERC_CC_req2**: DO_INTERC_CC_req2
4. DO_INTERC_CC = (_SEL_SWITCH_INTERCON = 0ud8_3) is always true at the end of the PLC cycle.
Satisfied Total: 8499 ms* (MChk: 98 ms) [Open the Verification Report](#)
- DO_INTERC_CC_req3**: DO_INTERC_CC_req3 (safety)
1. If DO_INTERC_CC is true at the end of the PLC cycle, then SEL_SWITCH_INTERCON = 0ud8_3 and _SEL_SWITCH_INTERCON = 0ud8_3 sholud always be true at the end of the same cycle.
Satisfied Total: 9784 ms* (MChk: 160 ms) [Open the Verification Report](#)

See more about Jenkins PLCverif.

Alternative method (*side note*)

Formal specification +
Behaviour **equivalence checking**



- Formal specification is needed
- Computationally difficult
- Complete
- No need for requirement extraction

Summary

- “Formal verification is not relevant to industry.” **FALSE!**
- First steps to **apply formal verification** to PLCs
 - **Interesting bugs** found (*with joint effort*)
 - **Critical parts** can be checked
 - **Complementary** to testing
- Still long way to go
 - Improving the **performance**
 - **Formal specification**



Messages

Edit

Formal verification?

Yes, boring stuff

Academic

Just survive until the
next pres :)

Formal verification is
great!

Well... At least now it's
over.



Send



www.cern.ch