

CMOS PIXELS SENSORS ACTIVITIES AT IRFU

FCC-Saclay meeting

F. Orsini

26th November 2015



F.Orsini - CEA Saclay / FCC Meeting / CMOS pixels sensors activities at IRFU

MAPS DEFINITION AND DETECTION PRINCIPLE

MAPS = Monolithic Active Pixels Sensor

Solid detector in Silicon

Sensible volume (detection part) + signal processing circuit share same substrate, using standard CMOS electronic components = 'CMOS Monolithic'



Main advantages

- High Granularity
- Monolithic and ultra-thin
- Low noise, low power
- Work at ambient temperature
- Low cost (CMOS process)

HISTORIC – CMOS MONOLITHIC PIXELS SENSORS DEVELOPMENT AT IRFU

- Since ~2002 IRFU has launched a R&D program on CMOS MAPS technology starting in the framework of the ILC project (vertex detector)
- Y. Degerli (SEDI) has designed the <u>first digital MAPS</u> (MIMOSA 8) jointly with IPHC
- ~20 MAPS with digital outputs have been designed, realized and tested in the past 10 years (from small prototypes to large sensors) in collaboration with IPHC for ILC VX, EUDET (FP6), AIDA (FP7) and recently for ALICE-upgrade projects (MAPS design effort driven by CERN consortium)
- It has demonstrated the validity, maturity and the excellent performances of this detection technology for charged particles tracking



EUDET BEAM TELESCOPE



<u>Technology</u>: *AMS 350 nm (opto)* Designed by IPHC-IRFU (Y. Degerli for IRFU)



MIMOSA 26 663 552 pixels – pitch = 18.4 μm



EUDET (JRA1) Beam Telescope 6 planes composed of MIMOSA26 sensors





□ Large size Digital MAPS integrated for the first time in a physics experiment (MIP tracking)

 \rightarrow work with success \rightarrow few copies of the telescope around the world (DESY, CERN, US)

□ Performances achieved:

- Integration/readout time: 115 μs (per frame)
- Detection efficiency > 99.5%
- $\hfill\square$ Spatial resolution (digital output): 4 μm
- □ Rad tolerance: Dose of 500 kRad and neutron fluence of \sim 1.10¹³ n_{eq}/cm²



26th November 2015

F.Orsini - CEA Saclay / FCC Meeting / CMOS pixels sensors activities at IRFU

CMOS MONOLITHIC PIXELS SENSOR FOR ALICE UPGRADE: ITS & MUON FORWARD TRACKER



ITS upgrade:

- 7-layers barrel geometry based on MAPS (~25 000 sensors ~10 m²)
- η coverage:|η|≤1.22

Muon Forward Tracker: vertexing for the ALICE Muon Spectrometer at forward rapidity

- 5-planes geometry based on MAPS (~900 sensors, ~0.5m²)
- η coverage: -3.6 < η < -2.45</p>

	Parameter	Value			
	Spatial Resolution	~ 5 μm			
	Detection Efficiency	> 99.5%			
	Integration Time	< 20 μs			
	Sensor Thickness	50 µm			
\rightarrow	Power dissipation	< 150 mW/cm ²			
	Radiation Tolerance (10-years operation)	~ O(10 ¹³) n _{eq} /cm ² ~ O(800) kRad			

MAPS DEVELOPMENT FOR ALICE MFT



26th November 2015

F.Orsini - CEA Saclay / FCC Meeting / CMOS pixels sensors activities at IRFU

1/3

MAPS DEVELOPMENT FOR ALICE MFT

PIXAM (FSBB prototype) for the ALICE - Muon Forward Tracker

- 1/3 of final matrix (10 mm × 7 mm)
- 2 lines readout simultaneously
 - Readout time nominal : 15.36 μs
 - Evaluation for readout : 10 μs
 - Rolling Shutter Binary Pixel architecture
 - 🗕 25 μm pitch
 - In each pixel: amplification, CDS, discriminator with continuous offset compensation

Zero suppression logic

- Cluster 3x3 pixels
- 7 clusters / row/ FSBB

Digital Outputs

Compatible with Pxi DAQ

Power Dissipation (estimation)

- Analog: 105 mW/cm² (not optimized)
- Digital: 45 mW/cm²

🔿 Y. Degerli, C. Flouzat, F. Guilloux



Submitted in May 2014





MAPS DEVELOPMENT FOR ALICE MFT

L. Musa (ITS-CERN) – June 2015



 \Rightarrow High resistivity (> 1kΩ cm), p-type epitaxial layer (20 µm – 40 µm thick) on p-type substrate Example of measurement at PS (5 – 7 GeV π -) test beam with pALPIDEfs_v1 (Dec 2014/March 2015)



with 50 μ m thick chips: non irradiated and irradiated with neutrons (0.25x10¹³ and 1x10¹³ 1MeV n_{eq} / cm²)

F.Orsini - CEA Saclay / FCC Meeting / CMOS pixels sensors activities at IRFU

DE LA RECHERCHE À L'INDUSTRI

Cea ATLAS PHASE II INNER TRACKER





Challenges for phase II

- Radiation hardness
- Readout time (high rates)

	ATLAS-LHC	ATLAS-HL-LHC				
Bunch crossing [ns]	25	25				
Particles rate [kHz/mm ²]	1000	10000				
Neutrons flux [n _{eq} /cm²]	2x10 ¹⁵	2x10 ¹⁶				
Dose (ionizing part) [MRad]	80	>500				
· · · · · · · · · · · · · · · · · · ·						

Inner barrel

- High resistivity wafer
- Application of high voltage \rightarrow complete depletion of bulk possible
- Material budget improvement
- Thinner granularity
- Cost improvement



DE LA RECHERCHE À L'INDUSTR

ATLAS PHASE II INNER TRACKER: CANDIDATES

CONCURRENCE

[Middle-Outer layers]

Present = hybrid pixels for inner layers and strips for outer layers \rightarrow to be replaced



- Rad hardness
- Fast readout
- Thick, Low granularity
- High Cost
- QA pb for large prod

26th November 2015



- More granular
- Less expensive (cheaper bonding process)
- Thinner
- Low power, low noise
- Rad hardness



(full monolithic)



- Highest granularity
- Thinnest (material budget ム)
- Lower cost (intelligent detector)
- Low power, low noise
- Rad hardness, fast readout

DE LA RECHERCHE À L'INDUSTRI

PARTICIPATION OF IRFU TO ATLAS ITK R&D EFFORT



Cea HVCMOS PROTOTYPES SUBMITTED (FEW MM2)

S. Rozanov – CPPM

	Α	В	С	D	E	F	G	н	I .
Node	180nm	350nm	150 nm	180nm SOI	180nm	130nm	150nm	130nm	160nm
Wafer Resistivity	10 ohm	10 ohm 1 khom availab	2 kohm	100 ohm 2k poss.	1-3 k Epi/bulk	3k	2k	10 ohm 3k ???	Select epi
Full CMOS	No	No	Yes	yes	Yes	No	Yes	Yes	Yes
Backside implant	No	No	Yes	No	No	No	Yes	No	No
HEP experience	4 subm Lab Test beam	2 subm Labor Also strips Demo 11/2015	2 subm Lab	Subm Lab	Subm Lab	Subm 6/2014	Receiv 2/2015 Demo 12/2015	Receiv Lab	tbd
Groups	Heidelb Geneva CPPM Bonn CERN	Karlsruh. Geneva	Bonn Prag.	Bonn CERN	Bonn (Strasb)	Bonn	Bonn, Heidel. CPPM, IRFU CERN, SLAC	CPPM Heidel.	INFN

RESULTS OBTAINED WITH CCPDV4 PROTO

AMS 180 nm (bonded to FE-I4)

universität**bon**

some encouraging results

- capacitive coupling seems to work in principle, whether it is competitive in terms of reliability and price is unclear
- chips stand TIDs up to 1 Grad
- proton irradiation 10¹⁵ n_{ec}/cm² performed

efficiency (time integrated): 99% -> 96%

- in-time efficiency not yet met (τ_{rise} ~100 ns)
- signal ~1500 e ; SNR ~ 25

version 4

5000

10000

characterizations w/o FE-I4 ongoing

Sr90 at 1GRad (Pixel 20x1, HV=-60V)

MPV

1462 e- (bias = 60 V)

after 1 Grad

20000

25000

30000

Sr-90

15000

Sigma



N. Wermes, Elba 2015 26th November 2015

5,450E

400 350

300

250

200

150

100

50

F.Orsini - CEA Saclay / FCC Meeting / CMOS pixels sensors activities at IRFU

HVCMOS SENSORS DESIGN & PERFORMANCES CHARACTERIZATION ACTIVITIES

Current Team (2015)

- Microelectronic Design, techno process: Yavuz Degerli (+ punctual help from F. Guilloux and F. Bouyjou)
- Project coordination, techno process, protos performance tests: Fabienne Orsini
- ATLAS physicists:
 - Claude Guyot, Philippe Schwemling
- PhD student:

Mohamed Lachkar (since October 2015; design, tests and TCAD simulations)

HVCMOS Activities

- Started with the GF 130 nm process in collaboration with CPPM, and then switched to the LF 150 nm process with CPPM and Bonn
- Participation to the tests of CCPD_LF prototypes (just started...)
- Currently, active participation to the design of a demonstrator in LF 150nm HV techno process
- Participation to H2020 project (start in June 2015): AIDA2020 WP6 "Novel high voltage and resistive CMOS sensors"

CCPD_LF PROTOTYPES PERFORMANCES CHARACTERIZATION TESTS

Acq softs: BONN Univ / data analysis to be done



Very first scan tests to check testbench assembly and softs functioning at IRFU

LF 150 nm HV technology

- Chip size: 5 mm × 5 mm
- Matrix: 24 × 114 pixels
- Pixel size: 33 μm × 125 μm
- VA: negative HV applied on P-substrate
- VB: positive HV applied to DNWell



Objectives:

- Participate and provide to the collaboration tests results of the different CCPD_LF prototypes config.
- Better understanding of the chip architecture (strengths, weaknesses)

DE LA RECHERCHE À L'INDUSTR

Cea DESIGN OF LFCPIX DEMONSTRATOR

Demonstrator Process: **LFoundry 150nm HVCMOS** *Bonn, CPPM, IRFU collaboration*

- Based on experience with 2 previous CCPD_LF prototypes designed by Bonn&CPPM in 2014
- Passive, Standalone digital and analog/digital output pixels (FE-I4 readable)
- A more performant pre-amplifier is proposed by IRFU
- Pixel properties:
 - Pitch: **250µm x 50µm**
 - Peaking time: ~20 ns
 - Power dissipation: ~20 μW (analog)
- Re-use of already validated peripheral circuits
- Close to being completed, submission planned in Dec. 2015





Objectives:

Digital pixel layout

- Demonstrate the performances of HVCMOS chips to expected ITK irradiations level
- Be ready for pixels techno choice in 2017 and for Pixels-TDR in Q4 2017

Cea ITK PIXELS SCHEDULE

Time-line of ITK upgrade project



OTHER POSSIBLE PARTICIPATION IN MICRO-ELECT ACTIVITIES FOR ATLAS ITK (PROPOSAL)

Participation to the design of a HVMAPS demonstrator (full-monolithic)

A full-monolithic version is already under study by some other research institutes (BONN, SLAC, KIT)

Few technologies under evaluation

- Option under discussion for ATLAS ITK external layers
- Very attractive for other experiments (@FCC) and other application (medical imaging)



□ Participation to R&D effort on FE-I5 chip design (through RD53 collaboration)

R&D program aims at developing Front End Elect ASIC for ATLAS and CMS through RD53 collaboration ⇒ FE-I5

Technology chosen: TSMC 65 nm



Back-up solution to consider in case of absence of HVCMOS (or HVMAPS) in the inner tracker



Pixel chip hierarchical organization

INTERCONNECTION STUDIES (PROPOSAL)

SEDI perimeter + SIS expertise

Capacitive coupling by glue is an innovative/recent concept

- Interconnecting process studies
 - Tools design, real. and tests with chips protos
 - Assembly Process
 - Material choice
- Develop and/or test some diagnostics to characterize glue quality layer
- □ Prototypes mech. characterization (ageing effect, fatigue effects,...)
- Reproducibility, yield
- Investigate options for future industrialization of the interconnection process

→ Participate right now to play a role for future participation in modules production

Example of glue deposition with pilars (G. Darbo-INFN Genoa)

Spin SU-8 photoresist Pattern pillars by mask







THERMOMECHANICAL STUDIES (PROPOSAL)



ATLAS HIGH GAIN TIMING DETECTOR

New detector to cope against pile-up effect in forward region

Main constraints:

- Time resolution of a few tens of ps
- Granularity better than 1 mm
- Important radiation levels comparable to first layers of ITK

2 options are considered at IRFU:

- Si pixels (HVCMOS) \rightarrow new approach \neq HVCMOS dev. for ITK
- Gaseous detector (Micromegas)

Technology options: intermediate milestones (F. Lanni)

- Oct 2015 Sep 2016: R&D on sensors prototypes
- Jul 2016 Mar 2017: Test-beams and validation
- Mar 2017: Decision baseline technology [ATLAS]





MAPS technology is nowadays sufficiently valid and mature for large physics experiments and has demonstrated excellent performances for charged particles tracking

Strong experience in standard monolithic CMOS pixels sensors design/validation at IRFU

- Regular Partner in European projects: FP6 (EUDET), FP7 (AIDA), H2020 (AIDA2020)
- Active participation in large collaboration: (ILC), ALICE upgrade (close work with CERN micro-elect design team)

□ New challenge for IRFU group for ATLAS Phase 2 ITK project \rightarrow HVCMOS/HVMAPS

- R&D effort started beginning of 2015 for pixels sensor design
- Good relationship with collaborators (BONN, CPPM, ...)
- Excellent perspectives in case of success for ATLAS ITK but not only (FCC, other)
- Strong support of IRFU hierarchy to this activity is mandatory to suceed



Thank you for your attention



S. Rozanov – CPPM

- □ Inner pixel layers (R=3-6 cm) → Use of FE-RD53 in 65nm technology with 50x50 μ m pixel size. Four CMOS 25x25 μ m sub-pixels with thickness <50 μ m. Strong radiation hardness demand up to 1 GRads
- □ Intermediate pixel layers R=6-25 cm → Use of FE-RD53 with 50x50 µm pixel size. Four CMOS 25x25 µm sub-pixels with thickness <50 µm interesting, but not mandatory.
- □ Outer pixel layers R> 25 cm → Use FE-Ix digital tier with pixel 50x250 μ m. Low cost bonding (gluing or C4 bumps) mandatory for cost reasons.
- □ Outer pixel layers R>25 cm → Use Full monolithic CMOS chip with classical column readout