





CRU DCS Interface Discussion


Communication Flow between DCS and CRU



E Link Hierarchy







The GBTSCA include 16 independent I2C master serial bus with the following features:

1. Concurrent operation of all 16 channels
2. Individually programmable data transfer rates: 100 KHz, 200 KHz, 400 KHz, 1 MHz
Supports both 7-bit and 10-bit addressing standards
3. Supports single-byte and multibyte I2C read/write bus transactions Support read-modify-write atomic operations with 'AND', 'OR' or 'XOR' masks.

The I2C channels implements a set of registers

- to configure the interface and the operating modes,
- to read the received data and write the bytes to transmit.

Specific commands are defined to access those registers. It defines a set of commands to start the I2C operations on the bus.






Figure 2 GBTX architecture and interfaces.

Assumption by ERNO: that VTRx and VTTx and the second GBTx ASIC (the one connected to the uni-dir VTTx) will be connected to SCA I2C master

FEC Conceptual Drawing



Discussing GBT Evaluation Board with MCH



How to start with GIT ?

How to submit the projects in GIT ?