



# OMEGA Activities for WP4

*N. Seguin-Moreau on behalf of OMEGA*

- CNRS-IPNL, CNRS-OMEGA, DESY, AGH-UST. Coordination: CNRS-OMEGA
- Selection of best SiGe 130/180 nm process for high speed/high dynamic range ASIC design to upgrade current SiGe 350 nm AMS process
- Delivery of SPIROC3: SiPM readout ASIC for calorimeter readout of WP14
- Delivery RPC high timing resolution readout chip for WP13
- Share expertise within SiGe HEP community
- Study for LHC run 2, ILC ...

- Tower Jazz SiGe 180 nm
  - After several requests, design kit never supplied
- ST Micro SiGe 130 nm
  - Design kit installed at OMEGA mid 2015 and running
  - Simulations performed for ATLAS LAr calo upgrade
  - Simulations for CMS HGCal imaging calo and 50 ps timing
  - Simulations for timing detectors e.g. ATLAS HGTD
- Comparison with TSMC 130nm

- Low noise line terminating preamp for ATLAS LArG upgrade
  - Current version uses discrete bipolar transistors to achieve  $e_n=0.4$  nV/ $\sqrt{\text{Hz}}$
  - Dynamic range up to 10 mA
  - 25/50  $\Omega$  active termination over full dynamic range
- Low noise system on chip for CMS HGCAL
  - Charge and time measurement
- High speed readout for LGAD or RPC detectors
  - 1 GHz broadband amplifier

Super common base preamp (low Z<sub>in</sub>) Low noise voltage sensitive preamp

Input Impedance :


$$Z_{in\ PA} = \frac{R_0 + Z_{in}(SCB)}{1 + |G|}$$

Noise



$$\frac{4kTR_0}{(1 + |G|)^2}$$

Better in CMOS than SiGe at I<sub>c</sub>=10 mA because of R<sub>BB</sub>' and parallel noise


	50 Ω	25 Ω
R <sub>0</sub>	500 Ω	100 Ω
G	C <sub>1</sub> /C <sub>2</sub> =9	C <sub>1</sub> /C <sub>2</sub> =3
Noise	5 Ω	6Ω
Dynamic	2 mA with R <sub>f</sub> =5kΩ	10 mA with R <sub>f</sub> =1kΩ




- TSMC 130 nm / SiGe 130nm: Better noise performance as better gm of SiGe is hindered by  $R_{BB}$ , and base current
- First prototype with 8 channels, with or without tuning options (impedance/gain transition...). Various transistor sizes and capacitor types + protection diodes (against detector HV trip)
- Prototype chip submitted on May 15<sup>th</sup> through CERN/TSMC
- BNL/Omega/LAL Collaborative effort: Goal is to converge towards a common CMOS preamp architecture in CMOS technology




- High Granularity Detector for ATLAS (Phase 2): Time resolution 30 ps/channel, LGAD or Si Pin diodes detectors
  - Similar performance for Broad Band (CE) and Transimpedance (TZ) configurations
  - Performance dominated by detector capacitance  $C_d$  and signal duration  $t_d$
  - Preamp transconductance  $g_m$  determines noise, scaling as  $\sqrt{I_d}$
  - Preamp bandwidth should match signal duration




$$\sigma_t^2 = \left( \frac{t_{rise}}{S/N} \right)^2 + \left( \left[ \frac{t_{rise} V_{th}}{S} \right]_{RMS} \right)^2 + \left( \frac{TDC_{bin}}{\sqrt{12}} \right)^2$$



Jitter




Time Walk



TDC



- Broad Band amplifier CE configuration
- Same current (Ic=700 μA), same Rf=4K, vdd=1.2V
- Higher gain with SiGe but larger noise due to rbb'




$$\sigma_t^J = \frac{t_r}{S} \frac{N}{N}$$

	CE 10pF TSMC 130 nm	CE 10pF SiGe 130nm Trans size= 10	CE 10pF SiGe 130nm Trans size= 20
<b>td=10ps</b> Qin=lin.td= 100μA.10ps= <b>1fC</b> 	out=3.7mV tr=220ps BWa=1.6 GHz rms=1.3 mV S/N=2.8 $\sigma_j=220ps/2.8=78$ ps	out=9.07mV tr=140ps BWa=2.4 GHz rms=4 mV S/N=2.25 $\sigma_j=140ps/2.25=62$ ps	out=8.95 mV tr=176 ps BWa= 2GHz rms=3.14mV S/N=2.85 $\sigma_j=176ps/2.85=60$ ps
<b>td=1ns and</b> <b>tr_ampli=td</b> CL=100fF Qin= 1μA.1ns= <b>1fC</b>	out=3.52mV(CL=100fF) tr=1.1ns BWa=440MHz rms=0.66mV S/N=5.3 $\sigma_j=1100ps/5.3=206$ ps	out=7.5mV (CL=120fF) tr=1.1 ns BWa=440MHz rms=1.6 mV S/N=4.7 $\sigma_j=1.1ns/4.7=235$ ps	out=7.5mV (CL=110fF) tr=1.1 ns BWa=440MHz rms=1.4 mV S/N=5.4 $\sigma_j=1.1ns/5.4=204$ ps




## High granularity Silicon-Tungsten end cap calorimeter

- Large dynamic range : 0.2 fC – 10 pC, low power < 10 mW/ch
- Good timing capability : 50 ps/Channel
- High radiation tolerance : 200 Mrad and  $5 \cdot 10^{15}$  N/cm<sup>2</sup>




(100 / 200 um sensor)





**MOST OF THE CELLS CAN BE USED IN SPIROC3**

- TSMC 130 nm, **Test Vehicle** chip submitted on May 15<sup>th</sup> through CERN/TSMC
  - 6 positive input preamp
  - 6 negative input preamp
  - 1 baseline channel (CERN)
  - 4 discriminators
  - HG and LG shapers
  - Digital part



- Multi gap CMS-GRPC (excellent timing resolution)



- PETIROC2: AMS SiGe 0.35 $\mu$ m,
  - 32-channel,
  - high bandwidth preamp (GBWP > 10 GHz),
  - <3 mW/ch, dual time and charge measurement (160 fC-400 pC)
  - **low-jitter < 25 ps rms**
  - **Couplings through the substrate**

=> PETIROC3: redone in TSMC 130nm

- Proposal to use TSMC 130nm instead of SiGe technology
  - Suitable radiation hardness for LHC upgrades (400 Mrad  $10^{16}$ N)
  - Better noise performance as better gm of SiGe is hindered by  $R_{BB}$ , and base current
  - Similar speed performance for timing detectors ~1 GHz
- Test vehicles for CMS HGCal and ATLAS LAr submitted mid May 2016, expected this summer, first tests in September
- Larger community (CERN, AGH, IRFU...)