Development of a rad-hard switch for the HV power distribution in the ATLAS-Upgrade



P. Fernández-Martínez*, M.Ullán, D. Flores, S. Hidalgo, and D. Quirion


Instituto de Microelectrónica de Barcelona, IMB-CNM (CSIC), Barcelona, Spain *pablo.fernandez@imb-cnm.csic.es; +34 93 594 77 00 ext. 2439



— Abstract—


- New silicon vertical JFET transistor to be used as switch for the HV powering scheme in the ATLAS upgrade Inner Tracker.
- Based on a trenched technology developed at the IMB-CNM.
- Thorough optimization work has been performed by 2D and 3D TCAD simulations.
- Selected designs have been chosen for device fabrication at the IMB-CNM clean room. First prototypes have been recently produced.
- Features of the first fabrication devices are presented
- First characterization results show excellent agreement with simulation, already meeting ITk specifications.
- Simulations of radiation hardness show good performance

— Performance —



— Custom Vertical JFET switch for HV-MUX—

2D cross-Section **Goal**: Switching-off a malfunctioning Source Gate sensor when it demands too much current to the power supply




Drain Cellular design


Gate

- Each cell presents a conduction channel, surrounded by a deep trench (with circular layout), which constitutes de gate electrode.
- > The channel current is modulated by the depletion region extended from the gatesubstrate reverse-biased junction

• Features:

- **Depletion mode device** → (Normally ON)
- 3D Device with Vertical Conduction
 - → High voltage capabilities
 - → Rad-hard against ionization → Low switching-off voltage
- - → Lower (and known) displacement damage
- Cellular design
- → Adaptable current capability
- Custom made
 - →Optimization for the requirements





~ 10⁴ parallel cells per device

— Optimization —

Design Optimization Variables


- Channel width: 2r
- Trench Depth: D
- Substrate Doping Concentration: N_A -■— / —□— 2r = 20 μm –●– / –○– 2r = 30 μm –<u>–</u>– / ––△–– 2r = 35 μm devices in this Voltage Values on Target 4x10¹³ 6x10¹³ 8x10¹³ 650 Ω ·cm 330 Ω ·cm 220 Ω ·cm 160 Ω ·cm 130 Ω ·cm

Substrate Doping (N_A) [cm⁻³]

Figure Target Requirement of Merit ~ 1000 V V_{BR} > 500 V 1-10 mA 5 mA < 3 V few volts < 1 V < 3 V $\sim 10 \mu A$ $< 200 \mu A$ $< 9 \times 9 \text{ mm}^2$ 6×6 mm²


Requirements for the application


- D is optimized ranging 60-100 µm
 - Trenches with D < 50 µm lead to strong Increase of VoFE
 - Deeper trenches lead to worse yield




Edge termination techniques (floating guard Rings, deep N-type diffusions, P-Spray....) are considered to recover the breakdown values


Fabrication —







are the critical fabrication steps



Narrow Channel Devices $(2r = 23 \mu m; s = 10 \mu m)$

 $(V_{DS} @ I_{DS} =$

5mA)

0.46 – 0.64 V

0.68 V

0.50 V

V_{DS} = -50 V

 $=10 \mu A$)

1.90 - 2.55 V*

1.85 V

2.25 V

<u>Measured</u>

Gate-to-Source Voltage (V_{cs}) [V]

-- $N_{A} = 6e13 ---- N_{A} = 7e13$

I_{OFF} (I_{DS}@V_{GS}=10V)

 $0.4 - 1.7 \,\mu\text{A}^*$

0.5 μΑ

0.5 μΑ

*Devices with very high I_{OFF} excluded

Radiation Hardness-

Requirements for the application (Strips)

 Devices are expected to operate under Fluence ~ 2×10¹⁵ n_{eq}/cm² and Dose ~ 50 Mrad

Ionization (TID) Effects

- Two physical mechanisms: - Accumulation of positive fixed charge within the oxide volume (Not)
- Formation of charge traps at the Si/SiO₂ interface (N_{IT})


Expected electrical **effects**: - Minor effect on V_{OFF}, V_{drop} and I_{OFF}

Degradation of the voltage capability of the Gate-Source junction (V_{brlG-S}) - Impact on edge termination efficiency

 \rightarrow Increase of I_G and/or reduction of V_{br|G-D} No significant TID effects have been

observed in V_{OFF}, V_{drop} and I_{OFF} in the

performed TCAD Simulations



D-G Breakdown (sim. with

defects in the edge)

Displacement Damage (DD) Effects

- Different effects depending on the operation mode:
- OFF-State: Charge generation, reduction of minority carrier lifetime, and trap assisted tunneling are major issues
- ON-State: Majority carrier removal and mobility degradation are important
- Expected effects:
- In OFF-State: Increase of V_{OFF}, I_{OFF} and I_G
- In ON-State: Ion decrease with an increment of V_{drop}


OFF-State issues can be studied with TCAD Simulations → Perugia Model of silicon Traps

ON-State performance is like a lowly doped silicon resistor → Study of Mobility degradation in irradiated diodes and resistors

— Conclusions —

- A new silicon vertical JFET technology is now being developed at the IMB-CNM (CSIC) for the HV-MUX switches required in the future high Iuminosity upgrade Inner Tracker of the ATLAS experiment.
- Based on a 3D trenched detector technology, the V-JFET has been optimized to meet the high voltage, low resistance, low switch-off voltage, and radiation hardness requirements of the application.
- A complete fabrication procedure has been developed together with a specific layout, which includes a broad number of experiments.
- First prototype batch has been fabricated at the IMB-CNM clean room. Measurements show good agreement with simulations and already meet the HV-MUX specifications.
- Radiation hardness is now under study with the aid of both TCAD simulations and physical models reported in the literature. A thorough irradiation program is planned for the fabricated prototypes.
- [*] P. Fernández-Martínez, et al., "Rad-hard JFET switch for the HV-MUX system of the ATLAS upgrade Inner Tracker", Journal of Instrumentation 11 C01043, January 2016 DOI: 10.1088/1748-0221/11/01/C01043

— First Measurements —



	I _{DSS} (I _{DS} @ V _{DS} =-50V)	V_{drop} (V _{DS} @ I _{DS} = 5mA)	V_{OFF} (V _{GS} @ I _{DS} =10 μA)	I _{OFF} (I _{DS} @V _{GS} =10V)
Measured	65 – 92 mA	0,25 - 0,32 V	5.4 – 6.8 V *	0.2 – 0.7 μA *
Sim (6e13)	70 mA	0.32 V	5.5 V	0.5 μΑ
Sim (7e13)	96 mA	0.26 V	6.5 V	0.5 μΑ
*Devices with very high I _{OFF} excluded				

- Very ideal JFET devices This device case (wide):
- ✓ Very high current **×** High cut-off voltage (~ 6 V)
- •Good agreement with simulations → Confirms simulation results
- Allows an estimation of substrate doping
- This case (narrow): ✓ High enough current

✓ Low enough V_{OFF}

→ Close to target device

Measured

Sim (6e13)

Sim (7e13)

Drain-to-Source Voltage (V_{ps}) [V]

 $(I_{DS} @ V_{DS} =$

12 – 18 mA

11 mA

17 mA

→ Confirms simulation results Good starting point for fine

Good agreement with simulations

optimization