

Development of a rad-hard switch for the HV power distribution in the ATLAS-Upgrade



P. Fernández-Martínez*, M. Ullán, D. Flores, S. Hidalgo, and D. Quirion
 Instituto de Microelectrónica de Barcelona, IMB-CNM (CSIC), Barcelona, Spain
 *pablo.fernandez@imb-cnm.csic.es; +34 93 594 77 00 ext. 2439




— Abstract —

- ❖ New silicon vertical JFET transistor to be used as switch for the HV powering scheme in the ATLAS upgrade Inner Tracker.
- ❖ Based on a trench technology developed at the IMB-CNM.
- ❖ Thorough optimization work has been performed by 2D and 3D TCAD simulations.
- ❖ Selected designs have been chosen for device fabrication at the IMB-CNM clean room. First prototypes have been recently produced.
- ❖ Features of the first fabrication devices are presented
- ❖ First characterization results show excellent agreement with simulation, already meeting ITk specifications.
- ❖ Simulations of radiation hardness show good performance


— Performance —

Inner cell (3D simulation)




— Custom Vertical JFET switch for HV-MUX —

Goal: Switching-off a **malfunctioning sensor** when it demands too much current to the power supply



• Features:


- **Depletion mode device** → (Normally ON)
- **3D Device with Vertical Conduction**
 - High voltage capabilities
 - Rad-hard against ionization
 - Low switching-off voltage
- **P-type**
 - Lower (and known) displacement damage
- **Cellular design**
 - Adaptable current capability
- **Custom made**
 - Optimization for the requirements



— Optimization —


Design Optimization Variables

- Channel width: $2r$
- Trench Depth: D
- Substrate Doping Concentration: N_A



Requirements for the application

Figure of Merit	Requirement	Target Value
V_{BR}	$> 500 \text{ V}$	$\sim 1000 \text{ V}$
I_{ON}	$1-10 \text{ mA}$	5 mA
V_{drop}	few volts	$< 3 \text{ V}$
V_{OFF}	$< 3 \text{ V}$	$< 1 \text{ V}$
I_{OFF}	$< 200 \mu A$	$\sim 10 \mu A$
Area	$< 9 \times 9 \text{ mm}^2$	$6 \times 6 \text{ mm}^2$




- D is optimized ranging **60-100 μm**

- Trenches with $D < 50 \mu m$ lead to strong **Increase of V_{OFF}**
- Deeper trenches lead to **worse yield**

Edge termination techniques (floating guard Rings, deep N-type diffusions, P-Spray...) are considered to recover the breakdown values

— Fabrication —



— Radiation Hardness —


Requirements for the application (Strips)

- Devices are expected to operate under **Fluence $\sim 2 \times 10^{15} n_{eq}/cm^2$** and **Dose $\sim 50 \text{ Mrad}$**

Ionization (TID) Effects

- Two physical mechanisms:
 - Accumulation of **positive fixed charge** within the oxide volume (N_{OT})
 - Formation of charge **traps** at the **Si/SiO₂ interface** (N_{IT})
- Expected electrical effects:
 - Minor effect on V_{OFF} , V_{drop} and I_{OFF}
 - Degradation of the voltage capability of the Gate-Source junction ($V_{br(G-S)}$)
 - Impact on edge termination efficiency → **Increase of I_g and/or reduction of $V_{br(G-D)}$**

No significant TID effects have been observed in V_{OFF} , V_{drop} and I_{OFF} in the performed TCAD Simulations




Displacement Damage (DD) Effects

- Different effects depending on the **operation mode**:
 - **OFF-State:** **Charge generation**, reduction of **minority carrier lifetime**, and **trap assisted tunneling** are major issues
 - **ON-State:** **Majority carrier removal** and **mobility degradation** are important
- Expected effects:
 - In **OFF-State:** Increase of V_{OFF} , I_{OFF} and I_g
 - In **ON-State:** I_{ON} decrease with an increment of V_{drop}

OFF-State issues can be studied with TCAD Simulations
 → **Perugia Model of silicon Traps**

ON-State performance is like a lowly doped silicon resistor
 → **Study of Mobility degradation in irradiated diodes and resistors**

— First Measurements —



- **Very ideal JFET devices**
- **This device case (wide):**
 - ✓ Very high current
 - ✗ High cut-off voltage ($\sim 6 \text{ V}$)
- **Good agreement with simulations**
 - **Confirms simulation results**
 - Allows an estimation of substrate doping
- **This case (narrow):**
 - ✓ High enough current
 - ✓ Low enough V_{OFF}
 - **Close to target device**
- **Good agreement with simulations**
 - **Confirms simulation results**
 - Good starting point for fine optimization

— Conclusions —

- A new silicon vertical JFET technology is now being developed at the IMB-CNM (CSIC) for the HV-MUX switches required in the future high luminosity upgrade Inner Tracker of the ATLAS experiment.
- Based on a 3D trench technology, the V-JFET has been optimized to meet the high voltage, low resistance, low switch-off voltage, and radiation hardness requirements of the application.
- A complete fabrication procedure has been developed together with a specific layout, which includes a broad number of experiments.
- First prototype batch has been fabricated at the IMB-CNM clean room. Measurements show good agreement with simulations and already meet the HV-MUX specifications.
- Radiation hardness is now under study with the aid of both TCAD simulations and physical models reported in the literature. A thorough irradiation program is planned for the fabricated prototypes.

[*] P. Fernández-Martínez, et al., "Rad-hard JFET switch for the HV-MUX system of the ATLAS upgrade Inner Tracker", Journal of Instrumentation 11 C01043, January 2016
 DOI: 10.1088/1748-0221/11/01/C01043