Preliminary Experimental Results of A 14-bit Split-SAR ADC for ATLAS LAr Phase-II Upgrade




Hongda Xu¹, Yongda Cai¹, Ling Du¹, Datao Gong², and Yun Chiu¹

1 Department of Electrical Engineering, University of Texas at Dallas, Richardson, TX, USA 2 Department of Physics, Southern Methodist University, Dallas, TX, USA




Background and Motivations

ADC Specs for Phase-II LAr Readout



- High resolution: 12-14 bits
- High speed: 40-80 MS/s
- Low power, low area
- Radiation-tolerant
- Pipelined ADC: High-gain residue amplifier hard to scale w/ process
- SAR ADC: low-power, low-area is a strong candidate for Phase-II


Previous TID Results (TWEPP'14)




- Total radiation dose up to <u>1 Mrad</u>
- No significant degradation on SNDR, SFDR

Split SAR Architecture

Split ADC and architectural redundancy



- If ΔD_o is large, choose the output of the ADC that is not hit
- A 3-dB SNR gain with normal operation (i.e., no hit)
- Two-step pipelined structure




- Fewer number of bits in first stage
- Amplifier removed from SAR Loop



Single-Event-Effect (SEE) Protection (To be verified)

Summing-Node Hit Detection





SEE detector is formed by a pair of resistors, a "substrate-current amplifier", and some digital logics.

Example


For $Q_{SFF} = 100$ fC and $C_{TOT} = 2$ pF, $V_{err} = 50 \text{ mV} !$

- 2nd-Stage SAR Error Detection
- If SEE error occurs, the extra bit will be identical to the LSB.





Data-Latch Error Detection




- Data latch not TMR-protected to reduce the comparator loading
 - Data latches hit during residue amplification may cause error

Preliminary Electrical Measurement Results

Super-radix-2 issue


Due to a layout error, the SAR capacitor array in the first stage suffered a large mismatch error, resulting in a super-binary weight for the most significant bit (MSB).




Missing detection levels is observed in the time domain waveform (upper plot) and SNDR and SFDR are limited to ~65 dB and ~80 dB respectively (lower FFT plot).

FIB Surgery


Focused ion beam (FIB) surgery is performed to reduce the MSB capacitor size by cutting the MOM capacitor fingers.






redundancy(y-axix) = $w_i - \sum_{i=1}^{10} w_i - 1$ (w_i is the bit weight and i = 1-9.)

Single Channel Measured Performances



• Over 97-dB SFDR and 74.5-dB SNDR (ENOB = 12.1 bits) are measured after FIB at 10 MHz input for a sample rate of 40 MSPS.



- Region 1: At low input frequency, it is likely limited by the input network on the PCB (balun etc.)
- Region 2: At high input frequency, it is likely limited by clock jitter.

ACES, Geneva 03/07 - 03/10, 2016